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Abstract
Scientific computing and simulation technology play an essential role to solve central
challenges in science and engineering. The high computational power of heterogeneous
computer architectures allows to accelerate applications in these domains, which are
often dominated by compute-intensive mathematical tasks. Scientific, economic and
political decision processes increasingly rely on such applications and therefore induce
a strong demand to compute correct and trustworthy results. However, the continued
semiconductor technology scaling increasingly imposes serious threats to the reliability
and efficiency of upcoming devices. Different reliability threats can cause crashes or
erroneous results without indication. Software-based fault tolerance techniques can
protect algorithmic tasks by adding appropriate operations to detect and correct errors
at runtime. Major challenges are induced by the runtime overhead of such operations
and by rounding errors in floating-point arithmetic that can cause false positives. The
end of Dennard scaling induces central challenges to further increase the compute
efficiency between semiconductor technology generations. Approximate computing
exploits the inherent error resilience of different applications to achieve efficiency gains
with respect to, for instance, power, energy, and execution times. However, scientific
applications often induce strict accuracy requirements which require careful utilization
of approximation techniques.
This thesis provides fault tolerance and approximate computing methods that enable the
reliable and efficient execution of linear algebra operations andConjugate Gradient solvers
using heterogeneous and approximate computer architectures. The presented fault
tolerance techniques detect and correct errors at runtime with low runtime overhead
and high error coverage. At the same time, these fault tolerance techniques are exploited
to enable the execution of the Conjugate Gradient solvers on approximate hardware
by monitoring the underlying error resilience while adjusting the approximation error
accordingly. Besides, parameter evaluation and estimation methods are presented
that determine the computational efficiency of application executions on approximate
hardware.
An extensive experimental evaluation shows the efficiency and efficacy of the presented
methods with respect to the runtime overhead to detect and correct errors, the error
coverage as well as the achieved energy reduction in executing the Conjugate Gradient
solvers on approximate hardware.
xix

Zusammenfassung
Wissenschaftliches Rechnen und Simulationstechnologie spielen eine wesentliche Rolle
in der Lösung von zentralen Herausforderungen inWissenschaft und Technik. Die hohe
Rechenleistung von heterogenen Rechnerarchitekturen erlaubt es, Anwendungen in die-
sen Bereichen zu beschleunigen, welche oftmals von rechenintensiven mathematischen
Aufgaben dominiert werden. Wissenschaftliche, wirtschaftliche und politische Entschei-
dungsprozesse stützen sich zunehmend auf solche Anwendungen und erfordern daher
ausdrücklich die Berechnung von korrekten und vertrauenswürdigen Ergebnissen. Die
zunehmende Miniaturisierung der Halbleiterelektronik konfrontiert jedoch zukünftige
Schaltkreise mit ernsthaften Bedrohungen für die Zuverlässigkeit und Effizienz. Ver-
schiedene Zuverlässigkeitsbedrohungen können Abstürze und fehlerhafte Ergebnisse
verursachen, welche nicht signalisiert werden.
Software-basierte Fehlertoleranztechniken können algorithmische Aufgaben schüt-
zen, in dem sie diesen Algorithmen geeignete Operationen hinzufügen, welche Fehler
zur Laufzeit erkennen und korrigieren. Große Herausforderungen werden durch die
zusätzliche Laufzeit solcher Operationen und durch Rundungsfehler hervorgerufen,
welche in Gleitkommaarithmetik auftreten und zu falsch-positiven Erkennungen führen
können. Das Ende der Dennard-Skalierung (engl. Dennard Scaling) führt zu zentralen
Herausforderungen für die weitere Steigerung der Recheneffizienz zwischen Technolo-
giegenerationen. Approximierendes Rechnen (engl. Approximate Computing) nutzt die
inhärente Fehlerresilienz verschiedener Anwendungen aus, um Effizienzsteigerungen
gegenüber Leistungsaufnahme, Energie und Laufzeiten zu erreichen. Wissenschaftli-
che Anwendungen stellen jedoch oftmals strenge Anforderungen an die Genauigkeit
von Ergebnissen, weshalb ein gewissenhafter Einsatz von Approximationstechniken
notwendig ist.
Die vorliegende Arbeit stellt Fehlertoleranz- und Approximationstechniken vor, welche
die zuverlässige und effiziente Ausführung von linearen Algebra Operationen und von
CG-Verfahren auf heterogenen und approximativen Rechnerarchitekturen erlauben. Die
vorgestellten Fehlertoleranztechniken erkennen und korrigieren Fehler zur Laufzeit mit
geringer zusätzlicher Laufzeit sowie hoher Fehlerabdeckung. Gleichzeitig ermöglichen
diese Fehlertoleranztechniken die Ausführung des CG-Verfahrens auf approximativer
Hardware durch die Beobachtung der zugrundeliegenden Fehlerresilienz sowie der
entsprechenden Anpassung des Approximationsfehlers. Daneben werden Methoden
xxi
Zusammenfassung
zur Bewertung und Schätzung von Parametern vorgestellt, welche die Recheneffizienz
von Anwendungsausführungen auf approximativer Hardware bestimmen.
Eine ausführliche experimentelle Evaluierung zeigt die Effizienz und Effektivität der
verschiedenen vorgestellten Methoden bezüglich der zusätzlichen Laufzeit zur Fehlerer-
kennung und -korrektur, der Fehlerabdeckung sowie der erreichten Energiereduktion
in der Ausführung des CG-Verfahrens auf approximativer Hardware.
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Introduction
Simulation technology and scientific computing play an essential role in the majority of
scientific domains and have become established techniques to solve central challenges
in these fields. The explanatory and predictive power of computer-based simulation for
real-world systems and phenomena constitutes a sustained demand for short execution
times [Oberk10, p.9] along with high reliability to obtain trustworthy results [Cappe14].
Today, these domains benefit from the compute power of heterogeneous computer archi-
tectures, which provide high computational performance within reasonable power en-
velopes [Chen15a,Gao16a]. Such computer architectures combine highly different kinds
of processing cores including multi-core CPUs, many-core GPUs architectures as well as
reconfigurable architectures like field programmable gate arrays (FPGA) along with com-
munication channels and embedded memories on single chips or packages [Chung10].
Scientific applications are accelerated by mapping the different underlying algorithmic
parts to matching components in these heterogeneous architectures, which can result
in significant reductions of computation time [Lopez15]. The usage of heterogeneous
computing architectures in the scientific and engineering domain continues to grow
which is reflected in significantly increasing numbers of high-performance computing
(HPC) systems that rely on these computer architectures [Gao16a].
Over the last decades, continuous improvements in computer architecture and semiconduc-
tor technology scaling have largely driven the increase in computational performance.
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Moore’s Law [Moore65] has impelled continuously new technology generations with
doubling numbers of transistors on a single chip nearly every 18 months. Dennard
scaling theory [Denna74] enabled this law as it allowed to increase the transistor den-
sity between generations while maintaining a proportional relationship between chip
power and chip size. However, the continued technology scaling increasingly imposes
challenges that constitute serious threats to the reliability and efficiency of upcoming
semiconductor devices.
Modern nano-scaled semiconductor devices become increasingly vulnerable to a grow-
ing spectrum of different reliability threats [Mitra11, ITR] which can cause crashes
or erroneous application results without indication. Reliability is a crucial demand of
scientific applications since they are required to provide correct and trustworthy results.
Future manufacturing processes will allow even smaller chip feature sizes, which makes
the integration of efficient and effective fault tolerance techniques [Avizi04,Koren07]
mandatory. Fault tolerance techniques enable a system to ensure its correct service
according to the system specification in the presence of faults. These techniques can be
applied to different layers of the system stack ranging from the hardware to the software
and application layer, and typically exploit different forms of redundancy [Pradh96]. At
the circuit and device layer, different hardware-based fault tolerance techniques includ-
ing structural, temporal, or information redundancy, as well as self-checking, allow to
protect hardware units against different kinds of faults. A widely-used form of informa-
tion redundancy comprises error detecting and correcting codes that are, for instance,
used to protect communication channels and memories. However, these fault tolerance
measures are often associated with significant area and energy overheads that may even
reduce the system performance. Software-based fault tolerance techniques [Pullu01]
target different system layers including operating systems, middleware layers and
algorithmic tasks in applications. Different techniques were proposed, which protect
the processed data and the program control flow by targeting faults that manifest them-
selves as errors at these layers. These techniques include replication of computations
and data, assertions and embedded signatures for control flow protection as well as
different algorithm-based fault tolerance (ABFT) [Huang84] schemes to protect different
computational tasks. A central challenge in integrating such software-based measures
lies in the runtime and energy overhead that is induced by additional operations.
With the end of Dennard scaling [Esmae13], subthreshold leakage currents create a
power density problem that does not allow anymore to scale the power per transistor at
3the same rate as the transistor dimensions. Without slowing down or fixing scaling pa-
rameters like frequency and supply voltage between technology generations, the power
density can grow exponentially which induces unacceptable increases in chip power
dissipation and thermal issues. The resulting power and efficiency wall [Flich16] mainly
constituted the rise of multi-core and many-core architectures in the mid-2000s. To over-
come the efficiency wall, it is not sufficient to only increase the performance of modern
computer architectures by, for instance, increasing the number of cores or computational
units on a chip [Esmae13]. The approximate computing paradigm [Han13,Venka15] al-
lows to trade-off precision for efficiency gains with respect to power, energy, execution
times, computational performance, and chip area. This computing paradigm targets
different efficiency-cost parameters, such as the power-delay product of circuits and the
energy-time product of applications [Kaesl14, p.96]. Applications in multimedia and
signal processing, for instance, are often not expected to compute perfect results and
therefore exhibit a significant error resilience to certain numerical errors. Approxima-
tion techniques exploit this inherent error resilience to achieve reductions in runtime,
area, power, and energy demand. Different concepts have been proposed that extend
the heterogeneous computing paradigm by exploiting approximation techniques for
efficiency gains. Such heterogeneous and approximate computer architectures combine
approximate memories and processing elements with their precise counterparts [Es-
mae12a,Chand17] and offer error monitoring and compensation at different layers of
the system stack [Venka13a].
Fast, efficient, and fault-tolerant computing techniques are essential demands of the
scientific computing domain that is dominated by compute-intensive tasks. With energy
being a constraining factor, the approximate computing paradigm is a promising solu-
tion to tackle upcoming and future energy challenges. A central challenge in extending
the application field of approximation techniques to the area of scientific computing is
constituted by the demand for correct and trustworthy results. Scientific applications
are often not necessarily error-tolerant and induce rather strict requirements on the
accuracy of computational results which requires careful utilization of approximation
techniques to achieve efficiency gains.
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1.1 Contributions of this Thesis
This thesis presents fault tolerance and approximate computing methods that enable the
fault-tolerant and efficient execution of linear algebra operations and Conjugate Gradient
solvers using heterogeneous and approximate computer architectures. These scientific
computing algorithms are essential parts of many large-scale applications in science and
engineering and are often accelerated by heterogeneous computer architectures. The
approximate computing methods execute these algorithms on approximate hardware
and exploit the presented fault tolerance techniques to ensure correct results with low
runtime overhead. Besides, this work discusses essential related approaches that also
target fault tolerance and approximate computing for scientific and engineering tasks.
A major challenge in ensuring the fault-tolerant execution of scientific computing
algorithms is constituted by the performance loss that can be induced by compute-
intensive error detection and correction schemes. The fault tolerance techniques
presented in this work are algorithm-based and exploit different properties of algorithms
to ensure the effective detection and correction of erroneous results with low runtime
overhead. The runtime overhead induced by the presented techniques scales with
increasing problem size.
The presented methods in this thesis are summarized as follows:
Efficient fault-tolerant sparse matrix-vector multiplications
A technique is presented that enables the fault-tolerant execution of sparse matrix-
vector multiplications on heterogeneous hardware by detecting and implicitly
locating errors in the results, which provides efficient local correction regarding
low runtime overhead and high error coverage. An error bound is presented
that distinguishes harmful errors caused by, for instance, transient events from
acceptable errors.
Efficient fault tolerance for the Conjugate Gradient solvers
Conjugate Gradient solvers are widely used in scientific and engineering applica-
tions and solve systems of linear equations iteratively. To ensure the convergence
of these solvers to correct results, a fault tolerance technique is presented that de-
tects errors with very low runtime overhead by periodically evaluating inherent
solver properties.
Enabling the Conjugate Gradient solvers on approximate hardware
Different applications including Conjugate Gradient solvers exhibit an error re-
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silience that may change in the course of the iterations. This changing error
resilience, as well as the aforementioned tight accuracy demands, constitute major
challenges to increase the compute efficiency of solver executions. To enable the
Conjugate Gradient solvers on approximate computing hardware, an adaptive
method exploits the previously addressed fault tolerance technique to detect and
correct harmful approximation errors while controlling the underlying precision
at runtime. The low iteration overhead induced by this fault tolerance technique
to monitor intermediate computational results allows reduced energy demand
while ensuring convergence to correct results.
Parameter estimation for application executions on approximate hardware
Different parameters must be determined to evaluate the compute efficiency of
application executions on approximate computing hardware. These parameters
comprise the area, the leakage power, the dynamic power, the delay, and the
approximation error. To provide low parameter evaluation runtimes, three pa-
rameter estimation methods are presented that rely on circuit simulation-based
techniques, model-based evaluations as well as the combination of both ap-
proaches. Different parameters are estimated by extrapolating selected instruction
intervals to complete application executions.
The different presented methods were evaluated with respect to essential aspects
including the performance overhead to detect and correct errors, the error coverage as
well as the reduction in energy to execute Conjugate Gradient solvers on approximate
hardware. The experimental evaluation shows the application of these methods while
the associated benefits for scientific and engineering applications are discussed.
The scientific computing algorithms targeted in this thesis are categorized in the sparse
linear algebra computational class [Asano06]. This computational class is widely-used
in a large number of areas and continues to grow in importance. Areas in which
such sparse linear algebra problems arise include structural mechanics [Smith13, p.
77], thermal engineering [Leng15], computational fluid dynamics [Wozni16], machine
learning [Liu15a,Han16], the study of electromagnetic fields [Puzyr13,Dehiy17] as well
as semiconductor power grid analysis [Feng10]. Large-scale sparse problems appear in
these areas in the context of solving partial differential equations (PDEs), which are
discretized by finite element or finite difference methods [Saad03, p.47]. Iterative methods
like Conjugate Gradient solvers are well-known techniques to solve such complex prob-
lems and are preferred to direct methods like the Gaussian elimination [Golub13] since
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they are typically more efficient regarding computational performance and memory
requirements.
At the same time, these linear algebra operations are parallelizable, which makes them
well suited for heterogeneous computing systems comprising, for instance, multi-core
CPUs and many-core GPUs. Recent works in this area exploit different characteristics
of the underlying linear algebra operations to accelerate their execution using these
computer architectures [Buato09,Ament10,Helfe12, Li13, Liu16a, Filip17].
1.2 Scientific Computing andSimulationTechnology
The research in the science and engineering domains is complemented and propelled by
scientific computing and simulation technology, which are often called the third pillar of
science next to theory and experiment [Resch17, p.22]. The underlying computer-based
modeling and simulation techniques have become essential means in the exploration
and understanding of natural phenomena as well as in the solution of complex engi-
neering problems. Their explanatory and predictive abilities allow to gain a deeper
understanding of such phenomena or enable new observations. At the same time, a
growing number of problems in different fields constitute an increasing demand to
complement or even substitute experiments by computer-based simulations since they
are often faster, cheaper, safer and provide increased observability. Such in-silico experi-
ments allow the investigation of problems that are infeasible or even impossible to solve
by common experimental and theoretical approaches. Besides being time-consuming
or highly expensive, different experiments can be associated with unacceptable risks
to life and environment. Important examples include natural catastrophes like earth
quakes [Boore14] and tropical cyclones [Kim14] as well as the global climate and
weather [Hurre13].
To mimic such experiments using simulations, the underlying real-world systems
and phenomena are described in models that comprise mathematical and algorithmic
formulations. Simulation technology has become a multi-disciplinary domain that
combines the models from natural sciences and engineering with the computational
methods from numerical mathematics and computer science.
The transformation of scientific computing from a supportive tool into a leading role
[Oberk10, p.4] demands models that describe real-world systems and phenomena with
increasing level of detail [Keyes13]. Significantly increasing amounts of data and
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growing model complexities require scientific computations and simulations on very
large scales. Heterogeneous computer architectures [Chung10] provide the necessary
computer power to conduct such complex investigations with reasonable runtimes.
The acceleration of complex applications on heterogeneous computer architectures has
been widely used in the scientific and engineering computing domain and continues to
gain in importance.
Scientific computing applications onheterogeneous computer ar-
chitectures
The application runtime is a central aspect of scientific computing, which can induce
limiting factors for scientific discovery. At the same time, the increasing demand to
evaluate problems consisting of multiple interacting physics and phases in different
scientific and engineering fields leads to significantly growing model complexities.
The underlying multi-physics, multi-phase and multi-scale simulations benefit from the
different architectural strengths that heterogeneous computer architectures provide.
The computational performance of heterogeneous computer architectures is enabled by
the integration of highly diverse kinds of processing cores that close the gap between
serial or coarse-grained parallel tasks and highly data-parallel tasks. One of the most
widespread examples of heterogeneous computer architectures is the integration of
multi-core CPU and many-core GPU architectures on single chips that exhibit highly
different architectural features [Chung10,Mitta15]. Modern multi-core CPUs comprise
a few tens of latency-optimized cores that offer complex pipeline techniques like out-
of-order multiple instruction scheduling. In contrast, GPUs rely on large numbers of
so-called single instruction, multiple data (SIMD) processing elements that are associated
with smaller control units, which in return allowed integrating more processing ele-
ments. For this reason, such many-core GPUs are optimized for throughput-demanding
applications.
To gain high performance from these computer architectures, the different architectural
strengths must be leveraged by scientific and engineering applications. For instance,
the simulation of multiple interacting physics, phases or scales allows to distinguish
the underlying application into different algorithmic parts such as latency-sensitive,
coarse-grained parallelizable, and fine-grained parallelizable parts. This mapping of
applications to heterogeneous computer architectures can accelerate the application
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execution which allows reductions in execution runtime. A wide range of works report
significant speedups by tailoring highly different applications from these computing
domains to heterogeneous computer architectures:
The computational chemistry domain relies on these computer architectures to ac-
celerate simulations of reacting flows [Xu12, Yonke16], molecular and quantum me-
chanics [Wu12] as well as molecular dynamics [Lashu12]. These applications rely in
general on n-body simulations which are also applied to other domains including astro-
physics [Bastr12]. A closely related important example are Markov-chain molecular
Monte-Carlo simulations [Braun12a] that form a core task in thermodynamics and
thermal process technology.
Heterogeneous computing has been widely exploited in the computational biosciences
over the last decade to accelerate the investigation of biological processes and systems
at different scales. The core tasks range from protein [Liu13a] and genome sequenc-
ing [Marti16] over the investigation of nervous systems [Hoang13] and biological model-
ing [Avram17] to the evaluation of biochemical signaling pathways [Braun12b,Schol14].
The investigation of the global climate and weather relies on modeling and predicting
the physical, chemical, and biochemical states of the climate system as well as its
evolution over time. Different multi-scale and multi-physics models, often called Earth
System Models in this context are accelerated using heterogeneous computer architec-
tures as presented in [Yang13a,Gan15]. Besides these atmospheric and oceanographic
models [Song16], geophysical and seismic models [Cui13,Marti15,Gokhb16,Roten16]
are accelerated to understand and predict geological processes like earthquakes.
Essential tasks in the electronic design automation (EDA) domain such as the design,
validation, and verification of semiconductor devices rely on heterogeneous computer
architectures to enable digital circuits with billions of transistors. A wide range of
approaches evaluate such designs at different abstraction levels and map data-parallel
simulation workloads to many-core GPUs while they perform scheduling and pre-
processing tasks on multi-core CPUs. Important examples include system-level and
register-transfer [Nanju10, Vinco12], gate-level [Chatt09, Holst15] and circuit-level
simulators [Gulat09,Kapre09]. Besides, essential tasks like fault simulation [Gulat08,
Kocht10,Schne16], power analysis [Holst12,Liu13b], and IR-drop estimations [Holst16]
are tailored to heterogeneous computer architectures.
Computational structural mechanics (CSM) and computational fluid dynamics (CFD)
play an increasing role in traditional engineering domains. Finite-element methods
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are accelerated on heterogeneous computer architectures to investigate the perfor-
mance of complex structures and materials [Kessl15,Miao16,Ni16, Shen16]. Compu-
tational fluid dynamics methods often rely on numerical methods to investigate gas
or liquid flows and heavily rely on heterogeneous computer architectures to solve the
underlying the Navier-Stokes [Zabel15,Deng16,Liu16b] and Lattice-Boltzmann [Mc-
Clu14, Feich15,Valer17] equations. Besides, these numerical methods are applied in
safety-critical domains like the aerospace domain to design airframes [Wang14] and jet
turbines [Regul16,Gotti16].
In the data sciences, data-intensive computing is an emerging area that provides methods
to process massive amounts of data in the order of terabytes or petabytes in size, which
is often referred to as Big Data [Chen14]. Examples of such significant data sources
can be found in the area of particle physics, for instance, in which laboratories like
the Large Hadron Collider produce 30 petabytes of data per year [Casti15, p.8]. To
solve the challenges that arise from data capturing, curating and analysis [Chen14],
different techniques like data batch and stream processing [Chen12,Ranja14], as well
as machine learning techniques are accelerated on heterogeneous computer architec-
tures [Oh04,Catan08,Li15,Abadi16]. Besides CPU and GPU architectures, application-
specific integrated circuits (ASICs) have been developed that specifically accelerate
machine learning tasks. An important example is the so-called Tensor Processing
Unit [Joupp17] that accelerates core operations in neural networks like matrix-vector
multiplications and computing nonlinear functions (i.e., activation functions). At the
same time, the coupling of computer architecture progress and machine learning
constitutes novel machine learning applications that enable fault classification for
semiconductor devices [Rodri16].
Sparse linear algebra operations like matrix multiplications and methods like the Conju-
gate Gradient solver are essential parts of the discussed applications. Besides, these oper-
ations and solvers are used in different benchmarks to evaluate the performance of HPC
systems. For instance, the High-Performance Conjugate Gradients benchmark [Donga15]
employs sparse matrix-vector multiplications and the Preconditioned Conjugate Gradient
algorithm to rank HPC systems by solving a representative thermal engineering prob-
lem. Benchmark datasets like the Florida Sparse Matrix Collection [Davis11] comprise
several thousand sparse matrices that represent real-world scientific and engineering
problems.
The mapping of these sparse linear algebra operations to heterogeneous computer
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architectures enables fast execution, but such mappings are not sufficient to fulfill the
demand for fault-tolerant and efficient computations required by the scientific and
engineering domains. Instead, efficient and fault-tolerant variants of these sparse linear
algebra operations have to be provided to achieve these goals. The next two sections
below introduce the associated reliability and efficiency challenges and demands.
1.3 Reliability Challenges and Demands
Scientific computing is widely used in different decision-making processes to assess
the reliability, robustness, and safety of products and technologies as well as the risk
of large-scale public and private projects [Oberk10]. Virtual prototyping and virtual
testing are two techniques with increasing importance that employ simulations in
different product development phases to reduce the development cost and time. In
contrast, the assessment of high-consequence applications relies almost entirely on
scientific computing as corresponding experiments cannot be performed under repre-
sentative conditions or impose severe risks and high costs. Such applications include
simulations of geological operations like carbon sequestration [Namha16], hydraulic
fracturing [Ehler17], underground deposition of nuclear waste [Verma15], and simula-
tions of global climate change [Hurre13]. For this reason, the corresponding political
and economic decision-making processes induce a strong demand for scientific comput-
ing and simulation technology to provide correct and trustworthy results. A different
high-consequence application that is gaining attention is formed by autonomous driving,
which is associated with very high reliability and safety requirements. This demand for
reliable computations constitutes a major challenge as modern computing devices face
an increasing number of reliability threats.
The growing spectrum of reliability threats is already a serious challenge for high-
performance computing systems. For instance, the study in [Di Ma16] reports that
while hardware only causes about 25% of system-wide outages in the Blue Waters
supercomputer, the mean time between failures (MTBF) can be in the order of a few
days. These reliability threats can manifest themselves in a large range of unacceptable
application outcomes including significantly increased runtimes [Shant11] and visible
errors such as numerical deviations from the expected correct result. At the same time,
errors can corrupt application results without any indication, which result in Silent
Data Corruptions (SDC) [Mukhe11].
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Fault tolerance techniques can be employed to detect and correct such unacceptable
effects of reliability threats. Due to the strong demand for high performance along with
reliable application results in the scientific and engineering computing domains, the
integration of effective fault tolerance techniques has become mandatory.
The spectrum of reliability threats ranges from extrinsic causes like manufacturing
process variations over intrinsic causes like aging and wear-out to environmental effects
such as the increasing susceptibility to transient events [Segur04]. At the same time, the
impact of these reliability threats is expected to increase as future manufacturing pro-
cesses will allow even smaller chip feature sizes resulting in an increased vulnerability
to such threats.
Manufacturing Manufacturing-induced process variability can cause the physical
and electrical device parameters to deviate from their nominal specifications,
which can result in erroneous functional behavior [Borka05, Shin16]. Different
device parameters are affected by process variability including the gate width,
the threshold voltage, the channel length, as well as the oxide thickness. As
the wavelength of light that is used for the lithography process is increasingly
exceeding the feature sizes, sub-wavelength lithography variations occur that
result in geometrical variations. The so-called line edge roughness (LER) is
exhibited in form of randomly varied edges of gate patterns which are caused by
fluctuating effects like photon flux variations or the random walk nature of acid
diffusion during photoresist removal. Random dopant fluctuations are caused
by variations in the impurity atom implantation phase, which can change the
threshold voltage. While manufacturing tests are used to identify and filter out
defective devices after fabrication, early-life failures and latent defects can induce
transient and intermittent faults in the course of the device lifetime.
Device lifetime In the course of the CMOS device lifetime, device parameter varia-
tions [Becke10,Mukhe11] continue to occur. Such dynamic variations are caused
by aging and stress mechanisms like negative bias temperature instability (NBTI),
time-dependent dielectric breakdown (TDDB), electromigration, and hot carrier
injection (HCI), and can lead to erroneous functional behavior and performance
variability over time. NBTI-induced aging increases the threshold voltage of
PMOS transistors, which is caused by applying negative bias voltages at in-
creased temperature. Time-dependent dielectric breakdown (TDDB) is caused by
the formation of conducting paths through the gate oxide to the substrate which
12 Chapter 1 ● Introduction
results in a reduced device oxide insulation. Electromigration is the transport of
metal atoms caused by high current densities, which can lead to extrusions or
voids that manifest opens, shorts and bridges. Hot carrier injections (HCI) are
caused when carriers attain sufficient energy to be injected into the substrate
and collisions with substrate atoms cause electron/hole pairs.
Environmental threats Different reliability threats originate from the device envi-
ronment [Choi09], which includes electrical noise and different kinds of radiation.
Radiation-induced reliability threats include ionized particle strikes from heavy
ions, neutrons or alpha particles and can cause additional charges. These charges
can change the logic state of a circuit by, for instance, switching transistors for
short periods of time [Nicol11,Ferle13]. While single-event transients (SET) cause
voltage glitches in combinational logic that become bit errors when captured in
latches or memory elements, single-bit upsets (SBU) cause bit-flips within a latch
or memory element. The number of bit flips depends upon the charge intensity
generated by the particle strike which can affect almost all parts of modern CMOS
circuits. The actual impact depends on the physical and electrical properties of
the semiconductor material which constitutes the critical charge required to
induce a bit flip. Shrinking transistor geometries and increasing power densities
lead to reduced critical charges, which constitute an increased vulnerability to
such transient events in upcoming CMOS devices.
The investigation of fault tolerance techniques is an active research area as its integra-
tion has become mandatory. However, different challenges for the integration of fault
tolerance arise on the hardware as well as the software level. Different hardware-based
fault tolerance approaches rely on different forms of redundancy [Pradh96,Koren07] or
apply guard banding to mask errors [Weste15]. However, such techniques are often
associated with significant area and energy overheads that are not suitable for highly
integrated solutions. Therefore, a growing number of effects caused by transient events
will be exposed to the software which has to tolerate them. Future software applications
must be capable of detecting errors as well as recovering from them.
On the software level, compute-intensive algorithms from scientific and engineering
computing are often designed to provide maximum performance. A central challenge
in integrating software-based fault tolerance techniques lies in the runtime and energy
overhead that is induced by additional operations. Only techniques with low overheads
are suitable to satisfy the performance demands of scientific and engineering computing.
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Traditional checkpointing techniques have become a mature approach to tolerate
errors in such applications [Pullu01,Herau16]. In general, checkpointing techniques
write the state of an application periodically to a storage component and restart the
application from a prior state if an error is detected. However, such techniques can
induce large recovery cost in both transferring checkpoint data and recomputing lost
results for high error rates. While these costs might be acceptable when errors are
rare, they can become infeasible in the near future with smaller chip feature sizes that
can cause increasing error rates. Therefore, checkpointing techniques will become
increasingly impractical as they induce significant bottlenecks for the execution of
applications [Sloan13, Suraa14,Liu16c].
Fault tolerance techniques that protect the program control-flow rely on assertions and
embedded signatures [Oh02], for instance, and avoid fetching and executing incorrect
instructions during the program execution. However, these techniques are not able to
detect errors that occur in arithmetic computing units, which can corrupt the application
result.
Algorithm-based fault tolerance (ABFT) techniques [Huang84] encode input data by
adding checksums before performing a linear operation and calculate new checksums
for the results. The results are checked for errors by evaluating invariants between
checksums that were processed by the operation and the checksums computed for
the results. While different ABFT approaches can be highly efficient for dense linear
algebra operations such as matrix multiplications or decompositions, they can induce
significant runtime overheads when they are used to protect sparse linear algebra
operations. Instead, efficient fault tolerance techniques are required for sparse matrices.
1.4 Efficiency Challenges and Demands
While scientific and engineering computing benefits from the progress in semicon-
ductor scaling and computer architecture, these domains also increasingly face major
challenges, which are constituted by the power and efficiency wall. These challenges
affect the high-performance computing domain, in which both the power and energy
demand have significantly increased over the last decade and become constraining
factors for the design of systems that provide increased performance [Borka10]. To-
day’s most powerful high-performance computing systems are often associated with an
annual energy cost that exceeds the acquisition cost of the systems [Subra13,Mitta16a].
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To allow the exploration of upcoming scientific and engineering problems with growing
complexities, the computational efficiency increasingly becomes a central objective
besides the computational performance. The constraining factors in the different
computational efficiency parameters have to be tackled, which include the computational
runtime, the power dissipation, the energy demand, and the chip area.
Dennard scaling [Denna74] allowed successive semiconductor technology scalings
with doubling numbers of transistors per unit area while the power dissipation stayed
in proportion to the area for several decades. By reducing different physical features
like doping concentrations and the gate oxide thickness as well as scaling the supply
and threshold voltage proportionally to the geometrical dimensions of the transistor,
the power density could be maintained constant. Different effects including direct
quantum tunneling limit the further reduction of the gate oxide thickness without
causing significantly increased leakage currents that result in growing power densities.
Increased power densities, in turn, induce increased thermal energy per unit area,
which needs to be dissipated to keep the device within its thermal limits. To ensure
the correct operation of semiconductor devices, it is essential to operate these devices
within a fixed power budget. This insight is often referred to as the end of Dennard
scaling [Esmae13], which gave rise to different techniques and compute paradigms that
target different computational efficiency parameters.
Since the power dissipation of semiconductor devices is a central aspect of the compu-
tational efficiency, the investigation of approaches that reduce the power dissipation
became an active research field. Such low-power techniques target different levels of
the system stack ranging from devices and circuits, over architectures to applications.
On the device level, transistor technologies like fully depleted silicon-on-insulator
FETs (FDSOI) [Beign13] and fin-based FETs (FinFETs) provide reduced leakage cur-
rents [Mishr11]. On the circuit level, controllable-polarity field-effect transistors enable
the implementation of arithmetic functions [Gaill14] and power gates [Amaru13]
with reduced physical resources. Different dynamic voltage and frequency scaling ap-
proaches are widely-used techniques on the architecture level, which change the power
dissipation as well as the device performance at runtime [Semer02]. Fine-grain power
management techniques allow to scale the voltage or frequency for single parts or
regions of a device with respect to the resource demands of applications [Ranga09]. On
the application level, energy-aware task scheduling and migration techniques minimize
the power dissipation by trading off the number of processing units and the frequency
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of each processing unit [Hsu05]. A related concept relies on completely switching
off different device components including processing cores and parts of the memory
hierarchy [Esmae12b]. However, these low-power techniques are not sufficient enough
to solve the computational efficiency challenges, as they are likely not able to keep up
with the power efficiency demand required by semiconductor scaling [Shafi16].
The approximate computing paradigm does not only target the reduction of the power
dissipation but instead allows to trade-off precision against individual or combinations
of different computational efficiency parameters. The investigation of approximate
computing techniques is an active research area and continues to gain in importance.
A wide range of approximate computing techniques was proposed for different system
stack layers that promise significantly improved computational performance combined
with low power and energy demand. Important principles that constitute these approx-
imation techniques include task skipping [Sidir11], which allows runtime and energy
reductions, precision reductions [Jiang15], which result in reduced power dissipation
as well as data estimations [Migue14], which allow energy reductions by, for instance,
avoiding energy-intensive memory operations.
The usefulness and relevance of approximate computing is highly dependent on the
spectrum and the number of applications that can benefit from it in the near future. The
investigation of approximate computing techniques has often focused on applications
that inherently provide some error tolerance or that origin from specialized benchmark
collections, which can create a significant discrepancy to real-world application do-
mains. At the same time, real-world applications from the scientific and engineering
computing domains highly demand such efficiency gains that are promised by approxi-
mate computing. For this reason, the application scope of approximate computing has
to be extended to these compute and power-intensive computing domains.
To fully utilize the benefits of approximate computing in general, different major
challenges [Venka15] need be tackled to enable applications for approximate computing:
Definition of correct results and result quality As the notion of acceptable results
constitutes the error resilience of an application, it is inevitable to establish
quantitative definitions that allow to measure result quality and to determine
result correctness. While different error metrics exist for multimedia and signal
processing applications, application-specific metrics can reflect a wide range of
inherent properties in applications that need to be satisfied to accept a result.
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At the same time, such application-specific metrics can highly differ between
different applications. Besides the definition of metrics, methods are required
that ensure correct results by, for instance, monitoring intermediate results when
approximate computing techniques are utilized. Such methods may cancel the
efficiency gains by introducing additional operations into applications which
induce significant runtime and energy overheads.
Significance of compute efficiency gains Different computations in applications
offer a wide range of potentials for approximate computing regarding their impact
on both the result quality and the compute efficiency. Therefore, it is an essential
challenge to identify resilient and sensitive computations in applications as well
as to determine the significance of their contribution to the overall compute
efficiency. At the same time, different computations may exist in applications,
which do not allow approximations. Such computations typically involve pointer
arithmetic and control flow operations that may lead to, for instance, application
crashes.
Changing error resilience and precision-configurability The error resilience of
an application is not a static property, as it can change between different opera-
tions within the application. At the same time, the error resilience can depend
on the input data as well as it can change over the course of the application
execution. An important example are iterative solvers including the Conjugate
Gradient solvers that exhibit an error resilience that may change in the course
of the iterations. For this reason, approximate computing techniques are often
required to configure the induced approximation error at runtime.
These challenges especially apply to scientific and engineering computing applications
which are important components of decision-making processes that impose tight accuracy
demands. Such applications often comprise highly different and interacting tasks
that offer different opportunities to apply approximate computing. The evaluation of
the overall compute efficiency for such complex applications can be associated with
significant runtimes, which need to be reduced to determine the actual significance
of achieved compute efficiency gains. The error resilience is a major challenge in
scientific applications, which can change over the course of the execution as well as for
different input data. Besides precision-configurable approximation techniques, efficient
monitoring and adaption techniques are required that alter the underlying precision
according to such a changing error resilience.
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1.5 Outline
The remainder of this work is organized into seven chapters that are structured as
follows: Chapter 2 introduces the necessary background and discusses the related
work for the subsequent chapters. This includes a concise introduction to the scientific
computing algorithms as well as their underlying sparse linear algebra operations
that are targeted in this thesis. At the same time, it discusses the essential ideas and
concepts from the fields of reliability and fault tolerance as well as heterogeneous and
approximate computing.
Chapters 3, 4, 5, and 6 discuss the contributions presented in this thesis. Chapter 3
presents a fault tolerance technique for sparse matrix-vector multiplications that pro-
vides both low runtime overhead and high error coverage by implicitly locating errors
during error detection steps for efficient error correction. Chapter 4 presents a fault
tolerance technique for the Conjugate Gradient solvers that periodically evaluates inher-
ent solver properties with low runtime overhead to detect errors. Chapter 5 presents an
adaptive method that enables the Conjugate Gradient solvers on approximate computing
hardware to obtain reduced energy demand while still ensuring correct results. Chap-
ter 6 presents parameter estimation methods that evaluate different compute efficiency
parameters for application executions on approximate computing hardware.
Chapter 7 presents and discusses the experimental evaluation of the methods presented
in this thesis. Chapter 8 concludes this work, summarizes the obtained findings and
discusses the achieved results. The appendices comprise additional material as well as
extended experimental results.
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Background and Related Work
This chapter introduces the necessary background and discusses the related work
for the subsequent chapters. The selected scientific computing algorithms, as well as
their underlying sparse linear algebra operations, are discussed. Besides, this chap-
ter presents important concepts for reliability and fault tolerance in heterogeneous
computer architectures. The necessary background for the approximate computing
paradigm is introduced upon which the presented approximate computing methods
are built.
The corresponding literature is referenced where suitable.
2.1 Sparse Linear Algebra Operations
The contributions in this thesis focus on sparse matrix operations and conjugate gradient
solvers, for which the necessary background is introduced in this section.
2.1.1 Dense and Sparse Matrix Operations
Matrix operations constitute essential computational tasks in many large-scale scientific
and engineering applications. One of the most important operations is the matrix-vector
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multiplication [Golub13], which computes the product of an (m × n)-matrix A and an(n × 1)-operand vector b to obtain an (m × 1)-result vector r with
r ∶= Ab . (2.1)
An element ri in the result vector r is computed as
ri ∶= n∑
k=1 ai,k ⋅ bk . (2.2)
The computational complexity is determined by the number of elements in matrix A
withO(n ⋅m). For quadratic matrices with n = m, the complexity isO(n2). In compari-
son to dense matrices in which almost all values are non-zero, sparse matrices contain a
significant portion of zero elements. In the sparse matrix-vector (SpMV) multiplication,
this sparsity property is exploited to reduce the computational complexity by omitting
unnecessary multiplications. With NNZ being the number of non-zero elements, the
computational complexity is nowO(NNZ ). Instead of a quadratic complexity, this SpMV
operation can be of linear complexity with NNZ ≈ n.
Different fault tolerance techniques exploit the associative property of matrix-vector
multiplication which is
wT(Ab) = (wTA)b (2.3)
with b being an (n × 1)-operand vector and w being an (m × 1)-operand vector.
An (m×n)-matrix A can be decomposed into row block matrices Ai by row-partitioning
matrix A into m′ submatrices with 1 ≤ m′ ≤ m. A row block matrix Ai is formed by
the i-th submatrix with 1 ≤ i ≤ m′. The row block size σi denotes the number of rows in
the row block matrix Ai. For all row block matrices of an (m × n)-matrix A, the sum of
all row block sizes is the number of rows in A:
m′∑
i=1σi = m . (2.4)
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Example 2.1: The (6 × 2)-matrix A is row-partitioned into three row block
matrices A1, A2, and A3 with row block sizes σ1 = σ2 = σ3 = 2:
A =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
a1,1 a1,2
a2,1 a2,2
a3,1 a3,2
a4,1 a4,2
a5,1 a5,2
a6,1 a6,2
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
= ⎡⎢⎢⎢⎢⎢⎢⎣
A1
A2
A3
⎤⎥⎥⎥⎥⎥⎥⎦ ⇔
A1 = ⎡⎢⎢⎢⎢⎣a1,1 a1,2a2,1 a2,2
⎤⎥⎥⎥⎥⎦
A2 = ⎡⎢⎢⎢⎢⎣a3,1 a3,2a4,1 a4,2
⎤⎥⎥⎥⎥⎦
A3 = ⎡⎢⎢⎢⎢⎣a5,1 a5,2a6,1 a6,2
⎤⎥⎥⎥⎥⎦ ▸
Let a be a vector withm elements which is partitioned intom′ subvectors. Analogously
to the description of row block matrices, a block vector ai is a vector formed by the i-th
subvector with 1 ≤ i ≤ m′.
Let A be an (m × n)-matrix that is partitioned into m′ row block matrices, let b be
an (n × 1)-operand vector and let r be an (m × 1)-result vector that is partitioned into
m′ block vectors. The block-based matrix-vector multiplication performs the matrix-
vector multiplication r ∶= Ab as
r ∶= Ab ⇔ ⎡⎢⎢⎢⎢⎢⎢⎣
r1⋮
rm′
⎤⎥⎥⎥⎥⎥⎥⎦ ∶=
⎡⎢⎢⎢⎢⎢⎢⎣
A1⋮
Am′
⎤⎥⎥⎥⎥⎥⎥⎦b ⇔
r1 ∶= A1b⋮
rm′ ∶= Am′b. (2.5)
2.1.2 Conjugate Gradient Solvers
The Conjugate Gradient solvers form a group of algorithms which solve systems of
linear equations with the form
Ax = b (2.6)
with A being a symmetric (A = AT) and positive-definite (xTAx > 0 with x ≠ 0)
matrix [Saad03]. The vector x denotes the unknowns of the linear system while the
right-hand side vector b denotes the constant terms. In the following, the solver method
is introduced for real matrices and vectors, namely A ∈Rn×n,b ∈Rn, and x ∈Rn.
The underlying solver method was originally presented by M.R. Hestenes and E. Stiefel
in 1952 [Heste52] while its effectiveness for large, sparse matrices was shown in the
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early seventies [Reid72] when it was formulated as an iterative method. Compared
to direct methods like the Gaussian-Elimination, this iterative solver method finds
a correct result typically faster. The group of Conjugate Gradient solvers is formed
by the Conjugate Gradient solver (CG) and its variant, the Preconditioned Conjugate
Gradient solver (PCG). The difference between these two methods lies in the application
of a preconditioner M ∈Rn×n. Preconditioners can accelerate the solving performance
significantly by transforming the underlying linear system Ax = b in such a way that
the original solution x is computed with a reduced number of solving steps.
The runtime complexity of these solvers depends on both the sizeNNZ and the condition
number κ(A) with O(NNZ ⋅√κ(A)). The condition number κ(A) of a symmetric,
positive-definite matrix A can be computed as
κ(A) ∶= λmax
λmin
(2.7)
with λmax/λmin being the ratio of the largest to the smallest eigenvalue. Precondition-
ersM can diminish the condition number κ(A) by indirectly solving the original system
Ax = b as M−1Ax = M−1b. Favorably, the preconditioner matrix M resembles the
inverse matrix of A such thatM−1 ≈ A−1 and κ(M−1A)≪ κ(A). The actual operation
to be performed depends on the type of preconditioner and does not necessarily have
to include matrix inversions and matrix-vector operations.
Different variants of the PCG solver are established by the spectrum of precondi-
tioning techniques that focus different application scopes [Benzi02]. The Jabobi pre-
conditioner uses the diagonal of A to compose the preconditioner matrix M with
MJacobi ∶= diag(A). The application of this preconditioner results in a matrix-vector
multiplication M−1Jacobi r = diag(a−111 , ⋯ , a−1nn)r. This preconditioner has a memory com-
plexity of O(n) and a runtime complexity of O(n). Different preconditioners like the
incomplete Cholesky factorization, the incomplete LU factorization, or the symmetric suc-
cessive overrelaxation invoke different and potentially more computationally intensive
operations [Benzi02].
The Conjugate Gradient methods solve linear equations by representing the solution x
as a combination of different vectors and scalars:
For a matrix A ∈Rn×n, a set of vectors V = {v(k) ∣ v(k) ∈Rn ∧v(k) ≠ 0} is A-orthogonal
if V satisfies
v(k)Av(j) = 0 with k ≠ j. (2.8)
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A search direction p(k) is a vector in a set of N mutually A-orthogonal vectors
P = {p(k) ∣ p(k) ∈Rn ∧ p(k) ≠ 0}. (2.9)
Search directions p(k) are computed by the Conjugate Gradient methods over the
course of solver iterations k with 1 ≤ k ≤ N. Let x(k) be the intermediate result in solver
iteration k. A residual vector r(k) is the difference between the right-hand side vector b
and the product of A and the intermediate result x(k):
r(k) ∶= b − Ax(k) . (2.10)
The residual δ(k) is the euclidean norm of the residual vector in solver iteration k:
δ(k) ∶= ∥r(k)∥2 = ∥b − Ax(k)∥2 . (2.11)
A set of search directions P forms a basis forRn, which allows to represent the solution x
as a linear combination based on an initial guess vector x(0) ∈Rn
x = x(0) + N∑
k=0α(k)p(k) (2.12)
in which α(k) is computed as
α(k) ∶= p(k)r(k)
p(k)Ap(k) (2.13)
to ensure optimal step sizes [Saad03]. In case a preconditioner M is applied, α(k) is
computed as
α(k) ∶= p(k)M−1r(k)
p(k)Ap(k) . (2.14)
In each solver iteration k, an intermediate result x(k) is computed from the previous
iteration as
x(k+1) ∶= x(k) + α(k)p(k) . (2.15)
Based on the A-orthogonality between search directions, different inherent relations
exist between the vectors used in the Conjugate Gradient Solvers. For two different
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iterations j and k in a Conjugate Gradient solver the underlying vectors have the
following relations:
p(j) ⊥ Ap(k) for j ≠ k (2.16)
r(j) ⊥ p(k) for j > k (2.17)
r(j) ⊥ r(k) for j ≠ k (2.18)
The interested reader can find the proof for Equations 2.16 to 2.18 in [Golub13], Sec-
tion 11.3.
The fundamental operations of the PCG solver are shown in Algorithm 1 in pseudo
code. For completeness, the CG solver algorithm is described in Appendix A.1. To
make a clear distinction between the error induced by approximate hardware and the
outcomes of PCG iterations, the term intermediate result is used to address x, which is
often referred to as approximation x in literature. The two primary parts of the PCG
algorithm are the preparation of PCG ranging between Lines 1 and 5 and the PCG loop
ranging between Lines 6 and 17. The preparation of PCG initializes auxiliary vectors
based on the initial guess x(0). Based on the initial guess vector x(0), each iteration of
the PCG loop provides an improved intermediate result x(k) with respect to the exact
solution. PCG iterations are executed until an intermediate result x(k) is found with
a residual δ(k) that satisfies the accuracy bounds defined by ϵ ∈ (R,R) ∶= (ϵa, ϵr).
While the absolute accuracy tolerance ϵa only considers the norm of the residual ∥r(k)∥2
to check an intermediate result, the relative accuracy tolerance ϵr is scaling-invariant
which makes the number of required PCG iterations independent from initial guess
vector x(0).
The memory complexity of the CG solver is O(NNZ) with NNZ being the number of
non-zero elements in A. At the same time, the memory complexity of the PCG solver is
at least O(NNZ) and depends on the memory complexity of the utilized preconditioner.
In theory, the Conjugate Gradient solvers converge in a finite number of iterations to
the solution. Since these solvers are typically performed using floating-point arithmetic,
rounding errors can occur. Over the iterations, rounding errors can accumulate in the
search direction vectors p(k) which can cause them to lose A-orthogonality. For this
reason, the orthogonalities presented above in Equations 2.16 to 2.18 are in practice
only approximately orthogonal. At the same time, the residual r(k) calculated by the
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Input: A,M,b, x(0), ϵa, ϵr, kmax
Output: The result of solving the system Ax = b: x(k+1)
Data: p(k), r(k), s(k), δ(k)
/* Preparation of PCG */
1 r(0) ← b − Ax(0) ; // Initial residual vector
2 s(0) ← M−1r(0); // Preconditioning
3 p(0) ← s(0); // Initial search direction
4 δ(0) ← r(0)Tr(0); // Initial residual
5 k ← 0 ; // Iteration count
/* PCG loop */
6 while (δ(k) > ϵ2a)∧ (δ(k)/δ(0) > ϵ2r )∧ (k < kmax) do
7 w(k) ← Ap(k);
8 γ ← r(k)Ts(k);
9 α ← γ
p(k)Tw(k) ;
10 x(k+1) ← x(k) + αp(k); // Next intermediate result
11 r(k+1) ← r(k) − αw(k); // Update residual vector
12 s(k+1) ← M−1r(k+1); // Preconditioning
13 δ(k+1) ← r(k+1)Tr(k+1); // Update residual
14 β ← r(k+1)Ts(k+1)γ ;
15 p(k+1) ← s(k+1) + βp(k); // New search direction
16 k ← k + 1;
17 end
Algorithm 1: The Preconditioned Conjugate Gradient (PCG) algorithm.
Conjugate Gradient algorithm and the true residual
r(k)true ∶= b − Ax(k) (2.19)
can increasingly deviate over the iterations due to rounding errors [Cools16]. This
deviation is induced by the property that the true residual is never calculated during
the iterations in the Conjugate Gradient solvers. Instead, the residual is computed
from the recurrence r = r(0) +∑Nk=0 −α(k)Ap(k) to reduce the number of matrix-vector
multiplications per iteration to one. Due to both the possible loss of A-orthogonality and
the deviation between true and recursive residuals, the required number of iterations
can be significantly increased or the solver may return a wrong result. These properties
26 Chapter 2 ● Background and Related Work
have to be considered when developing a fault tolerance technique with high error
coverage.
The applicability of the Conjugate Gradient Solvers is not necessarily limited to sym-
metric and positive-definite matrices. To solve the normal equations, both sides of the
original equation Ax = b can be pre-multiplied by AT to solve ATAx = ATb. As long
as A is non-singular, ATA is symmetric and positive-definite which allows to exploit
the aforementioned solver properties.
The Conjugate Gradient solvers as well as matrix-vector operations constitute compute-
intensive tasks in the scientific and engineering computing domain which are often ac-
celerated using heterogeneous computer architectures. Since these modern computing
devices become increasingly vulnerable to different reliability threats, the integration
of fault tolerance techniques is a mandatory prerequisite. Section 2.2 introduces the
formal foundations on reliability and fault tolerance while Section 2.3 discusses related
fault tolerance techniques.
2.2 Reliability and Fault Tolerance
This section introduces the definitions and concepts in the area of reliability and fault
tolerance that is used in the subsequent chapters. The vulnerability of modern CMOS
devices is shown using recent assessment results from the literature. This introduction is
complemented by discussing the concepts of fault tolerance techniques while presenting
the underlying ideas of the fault models that are applied in the experimental evaluations
of this thesis.
2.2.1 Definitions
The definitions in this section follow the taxonomy of Avizienis et al. and other au-
thors [Avizi04,Cappe14,Pullu01]. The basic entity in this taxonomy is the system which
is able to communicate and interact with other systems in its environment. An essential
property of a system is its functionality that is described by a system function. The steps
that a system performs to implement its function constitute its behavior and can be
described as a sequence of internal and external states. The behavior that is perceivable
by the other systems in the environment forms the service it is delivering.
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The delivered service is called a correct service when it meets the specified system
function. The case in which the delivered service deviates from the system function is
called a failure. Such deviations are called errors and are manifested by a set of external
states that differ from the expected correct set of states. Errors are called detected errors
when the system identifies and signals their presence. The cause of an error is called a
fault. Hardware faults can result from defects that describe distortions or imperfections
in the physical structure of the underlying hardware. Besides manufacturing defects,
different defect mechanisms exist such as aging or radiation that increase the probability
of occurring defects. At the same time, hardware faults can be caused by environmental
transient events like particle hits (e.g., neutron and alpha particles).
The different of types of faults can be classified according to their persistence into
permanent, intermittent and transient faults. A permanent fault is persistent and contin-
ues to exist until the fault is repaired. An intermittent fault occurs not continuously
but at irregular time intervals. A transient fault occurs once for a short period of
time and then typically disappears. Besides their persistence, faults can be classified
according to different categories including the phase of creation, the point of origination,
the phenomenological cause, the dimension, the objective, and the capability.
The term dependability comprises a global concept that can be determined andmeasured
through the three elements attributes, means to attain dependability, and threats. The
attributes comprise availability, reliability, safety, integrity, and maintainability. As
one of the most important attributes, the reliability describes the probability that a
system provides its specified correct service for a certain period of time. The formal
definition for the reliability of a system is described in Appendix B. While reliability is
one attribute to describe dependability, fault tolerance is a means to attain dependability.
Fault tolerance techniques try to ensure the correct service according to the system
specification in the presence of faults. These techniques are intended to detect and
correct errors during operation of the system. This intention is achieved by detecting
and notifying about the presence of errors and by recovering, or by compensating
for errors by, for instance, using redundancy. Error recovery can include rollback
schemes, where the system state is returned to a previous correct state which can be a
checkpoint. At the same time, error recovery can rely on roll-forward techniques in
which new correct states are created. Besides tolerating faults, dependability is attained
by predicting, preventing, or removing faults.
The threats that can harm the dependability of systems comprise the aforementioned
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faults, errors and failures. The fault tolerance techniques presented in the subsequent
chapters tackle reliability threats that are able to manifest themselves as erroneous
outputs of arithmetic computations. As a result, these techniques contribute to the goal
of dependable computing by detecting and correcting erroneous outputs in the selected
scientific computing algorithms.
2.2.2 Vulnerability Assessment
The vulnerability of modern CMOS-based computing devices to, for instance, the effects
of transient events has been assessed in the literature using different approaches.
The vulnerability to different reliability threats can be assessed by analytical methods
such as the Architectural Vulnerability Factor (AVF) analysis [Mukhe11, p.79], [Wilke14].
Fault injection and fault emulation experiments are widely used to assess the vulnerability
of applications and the effectiveness of fault tolerance techniques [Nicol11]. Fault
injection experiments can be performed at different levels of abstraction [Hsueh97],
ranging from hardware fault injection over simulation-based fault injection to software-
based fault injection. Surveys summarize the failure events under real conditions over
certain periods of time. These surveys rely on error logs generated by fault tolerance
techniques, which are used to obtain insights into the vulnerability of different system
components.
Hardware fault injection experiments inject faults into the physical hardware of the
target system. Different physical experiments are described in the literature in which
circuits are exposed to, for instance, radiation while they perform certain tasks. While
such physical experiments may mimic fault mechanisms realistically, they require
special instruments like neutron beam generators [Tiwar15a]. At the same time, ob-
serving the manifestation of errors caused by specific faults can be challenging or even
impossible.
Fault emulation experiments rely on logic emulation that is typically performed using
reconfigurable hardware like field programmable gate arrays (FPGAs) [Cheng99]. Two
widely used fault emulation approaches are the instrumentation of the circuit descrip-
tion and the reconfiguration of the emulated circuit. While circuit instrumentation
approaches add fault injection logic to the original circuit description, reconfiguration-
based approaches modify the FPGA configuration data (i.e., the underlying bitstream)
to inject faults.
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In contrast to physical experiments, fault emulation and simulation-based fault injection
rely on fault models. Fault models bundle and collapse the different kinds of faults
that affect a system into specific fault classes. These fault classes can be described at
different abstraction levels at corresponding degrees of detail.
Simulation-based fault injection experiments rely on fault models that are applied
to descriptions of circuits, architectures, or systems to evaluate the impact of faults.
Fault injections are mimicked by, for instance, changing the hardware model or the
simulated state of the hardware. For gate-level circuit descriptions, the stuck-at fault
model [Bushn04] is a widely used description to mimic certain manufacturing defects.
The conditional line flip model [Wunde10] can express the range of traditional circuit
fault models by describing fault activations at specific fault sites using Boolean, time-
related or arbitrary conditions. The Resilience Articulation Point model [Herke14]
allows to assess the resilience between different abstraction levels of a system using
probabilistic models such as probabilistic bit flips, which are mapped between the levels
using so-called abstraction transformation functions.
Software-based fault injection experiments [Segal88,Kanaw92] instrument applications
to inject errors at runtime that mimic the manifestation of injected faults. Since faults
only cause errors when they are activated and not masked during fault propagation,
injecting errors in the targets of actual faults (e.g., the outputs of arithmetic computa-
tions), increases the number actually evaluated errors. For this reason, different related
works rely on error injection experiments to evaluate the efficiency of fault tolerance
techniques as these experiments avoid inactive faults. A widely used error model is the
bit flip model [Brone08,Wunde10,Herke14, Fang16,Wu16,Loh16] which manipulates
single or multiple bits in a value (e.g., in the output of an arithmetic unit) by inverting
them or by forcing them to either 0 or 1. This model covers the manifestation of faults
ranging from transient to permanent faults in arbitrary system components including
arithmetic units, register files and communication networks. For these reasons, the fault
tolerance techniques presented in this thesis are evaluated by software-based fault
injection experiments using a bit flip error model.
Besides performing fault injection experiments, different works in the literature eval-
uated system logs collected over a certain period of time to assess the system vul-
nerability. Di Martino et al. [Di Ma16] assessed the vulnerability of the Blue Waters
high-performance computing system under typical execution conditions. The authors
evaluated the machine check exceptions collected in the system logs over a period of
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261 days. In this period, 1544398 machine check events occurred which relates to an
average error rate of 250 detected errors/h. Within these events, 28 errors were neither
correctable by the applied fault tolerance techniques (i.e., ECC and Chipkill [Dell97]).
For the GPU devices, uncorrectable error events occurred on average every 80 h. An
evaluation of memory errors showed that about 70% of the memory errors involved
a single bit while about 30% involved between 2 and 8 consecutive bits. Tiwari et
al. [Tiwar15b] assessed the vulnerability of the Titan high-performance computing
system. The authors evaluated the system logs collected over a period 21 months and
analyzed the GPU-related events. In this time period, 48 uncorrectable errors were
detected, which corresponds on average to one uncorrectable error event per week. In
these events, 86% of these uncorrectable errors occurred in device memory, while the
remaining 14% occurred in the register files.
In summary, the different vulnerability assessments in the literature show that modern
CMOS-based computing devices are highly vulnerable to the effects of transient events,
but also to permanent faults. This insight emphasizes the demand for fault tolerance
techniques.
2.2.3 Fault Tolerance Strategies
Fault tolerance techniques intend to attain dependability of a system by avoiding fail-
ures in the presence of faults. A well-known strategy used by most fault tolerance
techniques is to exploit specific forms of redundancy. By introducing redundancy,
additional hardware, procedures, or information are used that are not directly required
by the system to provide a correct service. However, these additional elements come
into effect in case of occurring errors by detecting and correcting these errors. The
majority of fault tolerance techniques can be classified into the three categories dis-
cussed below [Pradh96,Koren07]. These categories comprise space redundancy, time
redundancy, and information redundancy.
Space redundancy is often referred to as structural redundancywhen applied to hardware
designs. This strategy adds additional hardware into the design to tolerate errors. The
Dual Modular Redundancy (DMR) technique replicates a module (e.g., a processing
element) once which allows to detect single errors. In contrast to DMR, the Triple
Modular Redundancy (TMR) technique replicates a module into three units which
allows to detect and correct single errors based on a majority decision. However, if
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more than one module is affected by an error, three different outputs can be obtained,
and the voter is not able to provide a correct result.
Time redundancy relies on repeating computations a certain number of times and
comparing the different results to detect errors. For instance, the Duplication with
Comparison (DWC) technique repeats certain computations once and compares the
two produced results. Time redundancy techniques can detect transient or intermittent
faults. However, permanent faults remain undetected since these faults produce the
same wrong output repeatedly. Errors are corrected by repeating the failed computa-
tions or by restarting the application from a priorly recorded state (i.e., a checkpoint).
Information redundancy techniques encode input data (i.e., the underlying information)
to detect errors. For instance, to ensure the integrity of data that is stored in memory or
transmitted between systems, Error Detecting and Correcting Codes (ECC) can be applied.
These codes add some check bits to the original data bits which allow error detection
or even correction depending on the underlying encoding scheme. The aforementioned
ABFT techniques apply information redundancy to detect errors in the results of al-
gorithms. These techniques add checksums to the input data before executing the
algorithm and calculate new checksums for the results. Errors are detected by evaluat-
ing certain algorithm-specific invariants between checksums that were processed by
the algorithm and the checksums computed for the results. When the encoding and
invariant checking steps induce only low runtime overhead, such ABFT techniques can
be very efficient, which makes them a favorable option in integrating fault tolerance.
The fault tolerance techniques presented in this thesis exploit information redundancy
to enable the efficient detection and correction of errors.
2.3 Related Fault Tolerance Techniques for Linear Al-
gebra Operations
The investigation of fault tolerance techniques for linear algebra algorithms is an
active research area and continues to gain in importance. Related fault tolerance
techniques for matrix-matrix and matrix-vector multiplications are discussed below
in Section 2.3.1. Conjugate Gradient solvers cannot be directly protected by these
fault tolerance techniques as they do not cover all underlying operations. Related fault
tolerance techniques for Conjugate Gradient solvers are discussed below in Section 2.3.2.
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2.3.1 Fault Tolerance Techniques for Matrix Multiplications
Different algorithm-based fault tolerance (ABFT) approaches were proposed for dense
linear algebra operations such as matrix multiplications and decompositions as well
as matrix factorizations [Huang84, Braun14,Wu14, Hakka15, Du12, Boute15,Wu16].
ABFT techniques encode input data by adding checksums before performing the linear
operation and calculate new checksums for the results.
Weights can be introduced during checksum generation to improve the error detection,
localization and correction capability of ABFT techniques as introduced in [Jou86].
The computed checksums introduce information redundancy, which is now exploited
to check the results for errors. Errors are detected by comparing the checksums that
were processed by the operation and the checksums computed for the results. In the
following, the protection of matrix-matrix multiplications using ABFT is discussed for
square matrices. The underlying concept can be transferred to general matrices without
loss of generality.
Weights wk are used to encode an (n × n)-matrix A by multiplying weights wk to
the matrix elements ai,j with 1 ≤ k ≤ n. Weights that are used to encode a specific
matrix A form a weight vector , which is denoted by wA. Different techniques were
proposed in related works to select weights. One wide-spread approach is to set the
weights to 1 [Brone08, Shant12]. Jou and Abraham [Jou86] propose the utilization
of exponential weights. For a weight vector w with n elements, the weights wk are
computed as wk ∶= 2k−1 for 1 ≤ k ≤ n. While such exponential weights can be efficiently
computed in their binary representation through shift operations, exponential weights
can cause overflow problems for very large weights. To address this overflow problem,
Luk [Luk86] proposes linear weights wk that are computed as wk ∶= k for 1 ≤ k ≤ n.
Fasi et al. propose quadratic weight vectors [Fasi16] with wk ∶= k2 for 1 ≤ k ≤ n.
ABFT techniques protect amatrix-matrixmultiplicationR ∶= ABwith A,B, andR being(n×n)-matrices by encoding the input operands A and B using a (1×n)-weight vector
wA and an (n × 1)-weight vector wB. While the columns are encoded in A to obtain
column checksums, the rows are encoded in B to obtain row checksums. Both encodings
are performed using matrix-vector multiplications that result in two checksum vectors.
The resulting checksum vectors are stored in additional columns and rows to form a
column checksum matrix Acc, a row checksum matrix Brc, and a full checksum matrix
R f c as follows:
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A column checksum vector cc is a (1× n)-vector that is formed by computing column
checksums for A as
cc ∶= wAA . (2.20)
A column checksum matrix Acc is an (n+ 1× n)-matrix that is formed by matrix A and
its corresponding column checksum vector cc as
Acc ∶= ⎡⎢⎢⎢⎢⎣Acc
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣ AwAA
⎤⎥⎥⎥⎥⎦ (2.21)
A row checksum vector cr is an (n×1)-vector that is formed by computing row checksums
for B as
cr ∶= BwB . (2.22)
A row checksum matrix Brc is an (n × n + 1)-matrix that is formed by matrix B and its
corresponding row checksum vector cr as
Brc ∶= [B cr] = [B BwB] (2.23)
A full checksum matrix R f c is an (n + 1× n + 1)-matrix that results from the multipli-
cation of a column checksum matrix Acc and a row checksum matrix Brc as
R f c ∶= AccBrc (2.24)
Following [Huang84], the elements of the full checksum matrix R f c are evaluted as:
R f c = ⎡⎢⎢⎢⎢⎣ R RwBwAR wARwB
⎤⎥⎥⎥⎥⎦ ∶=
⎡⎢⎢⎢⎢⎣Acc
⎤⎥⎥⎥⎥⎦ [B cr] (2.25)
ABFT encodes the operand matrices A and B according to Equations 2.21 and 2.23 and
computes the full checksum matrix R f c, which allows to check for errors in the result
matrix R by evaluating the following identity:
wARwB = cc ⋅ cr . (2.26)
Equation 2.26 follows from applying Equations 2.20 and 2.22 on cc ⋅ cr and substituting
AB by R since R ∶= AB. Errors are detected when Equation 2.26 does not hold.
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Errors typically do not affect the complete result matrix R, but only small parts of it. To
avoid unnecessary recomputations, syndrome vectors are computed to find the location
of errors, which allows to perform only necessary computations to correct errors (i.e.,
inner products) instead. The vector results of RwB and wAR in the full checksum
matrix R f c serve as inputs to compute two syndrome vectors. For the matrix-matrix
multiplication R ∶= AB with (n× n)-matrices A, B, and R, a row syndrome vector and
a column syndrome vector are computed:
A row syndrome vector sr is an (n × 1)-vector that is computed as
sr ∶= Acr −RwB . (2.27)
and a column syndrome vector sc is a (1× n)-vector that is computed as
sc ∶= ccB −wAR . (2.28)
During error-free matrix-matrix multiplications, both row and column syndrome vec-
tors are zero:
sc = sr = 0 . (2.29)
Proof: Equation 2.29 results from applying Equations 2.27 and 2.28 to Equation 2.26.◻
Non-zero syndrome elements [sr]i and [sc]j indicate the location of an error within
the corresponding row i and column j in the result matrix R [Jou86].
With matrix size (n × n), O(n2) computations are required to check for errors. For
this reason, ABFT is efficient for multiplying dense matrices since O(n3) computations
are induced by the multiplication itself. Partitionable linear algebra operations such
as matrix-matrix operations can be divided into blocks of smaller matrix operations
which allows to perform the ABFT technique on the single blocks separately [Rexfo94].
ABFT can also be applied to matrix-vector multiplications. Let A denote an (n × n)-
matrix, b denote an (n × 1)-vector and let r denote an (n × 1)-vector. With the result
and one of the operands being vectors instead of matrices (i.e., b and r instead of B
and R), different matrix-vector-multiplications that were required by ABFT to protect
matrix-matrix-multiplications evaluate to inner products and to vector-scaling operations.
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To protect a matrix-vector multiplication r ∶= Ab using ABFT, the checksum vectors in
Equations 2.20 and 2.22 are evaluated as follows [Brone08]: Equation 2.20 still requires
a matrix-vector multiplication to compute the column checksum vector cc and
cc ∶= wAA . (2.30)
At the same time, the (n × 1)-vector b replaces the operand matrix B, which changes
the number of weights in weight vector wB. Since each row in b contains one column,
the weight vector wB now only contains one element, which is denoted as ω ∶= [wB]1.
Following Equation 2.22, the row checksum vector cr is computed using a vector-scaling
operation instead of a matrix-vector multiplication and
cr ∶= b ⋅ω . (2.31)
Example 2.2: The (3× 3)-matrix A is multiplied by a (3× 1)-operand vector b to
obtain the (3× 1)-result vector r:
r ∶= Ab = ⎡⎢⎢⎢⎢⎢⎢⎣
1 5 2
6 2 4
4 3 1
⎤⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎣
2
3
1
⎤⎥⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎢⎣
19
22
18
⎤⎥⎥⎥⎥⎥⎥⎦
To compute checksums for the columns in A, three weights are required, since
A contains three rows. Therefore, wA is a (1× 3)-vector. At the same time, one
weight is required to compute checksums for the rows in b, since b contains one
column. This weight is denoted by ω. In this example, all weights are set to 1:
wA ∶= [1 1 1] ω ∶= 1
Using these weights, the input operand A is encoded using a matrix-vector multi-
plication to compute cc. Since only one weight is required to encode b, the row
checksum vector cr is computed using a vector-scaling operation instead of a
matrix-vector multiplication:
cc ∶= wAA = [11 10 7] cr ∶= b ⋅ω =
⎡⎢⎢⎢⎢⎢⎢⎣
2
3
1
⎤⎥⎥⎥⎥⎥⎥⎦ ▸
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Following Equation 2.25 and with r and b being (n × 1)-vectors, the full checksum
matrix R f c is evaluated as a (n + 1× 2)-matrix instead of an (n + 1× n + 1)-matrix and
R f c ∶= AccBrc (2.32)
R f c ∶= ⎡⎢⎢⎢⎢⎣ r r ⋅ωwA ⋅ r wA ⋅ r ⋅ω
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣Acc
⎤⎥⎥⎥⎥⎦ [b cr] (2.33)
Compared to the matrix-matrix multiplication, for which ABFT requires a matrix-vector
multiplication and two inner products to detect errors (cf. Equation 2.26), ABFT only
requires two inner products and a scalar multiplication to detect errors for matrix-vector
multiplications by evaluating the identity
cc ⋅ cr = wA ⋅ r ⋅ω . (2.34)
Equation 2.34 follows from Equation 2.26 and will typically not be satisfied in case of
errors [Sloan13].
Equation 2.34 allows to compute scalar checksums for both operands and results: Using
the checksum vectors computed for the operands, cc and cr , an operand checksum c1 is
computed as
c1 ∶= cc ⋅ cr = (wAA) ⋅ (b ⋅ω) . (2.35)
By encoding the result r using weight vectors wA and wB, a result checksum c2 is
computed as
c2 ∶= wA ⋅ r ⋅ω . (2.36)
Example 2.3: (Continues Example 2.2)
The operand checksum c1 encodes the inputs A and b:
c1 ∶= cc ⋅ cr = [11 10 7] ⋅
⎡⎢⎢⎢⎢⎢⎢⎣
2
3
1
⎤⎥⎥⎥⎥⎥⎥⎦ ⋅ 1 = 59
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The result checksum c2 encodes the result r:
c2 ∶= wA ⋅ r ⋅ω = [1 1 1] ⋅
⎡⎢⎢⎢⎢⎢⎢⎣
19
22
18
⎤⎥⎥⎥⎥⎥⎥⎦ ⋅ 1 = 59 ▸
In the following, the different steps of applying ABFT to matrix-vector multiplications
are discussed with respect to the runtime complexity of the different operations. The
fault tolerance technique is performed in two parts: The first part comprises a setup
phase which is executed once for each matrix A to obtain the column checksum vector
cc ∶= wAA. The second part comprises the operations for error detection, in which the
checksum of the operands c1 is computed and compared to the checksum of the result c2.
With matrix size n, O(n2) computations are required for the setup phase, while error
checking only requires O(n) computations (i.e., two inner products). This approach
can induce low runtime overhead for dense matrices, since O(n2) computations are
induced by the multiplication itself.
Sparse linear algebra operations are essential tasks in different scientific and engineering
applications besides dense linear operations. The straightforward application of ABFT
to protect sparse matrix-vector (SpMV) multiplications induces significant runtime over-
heads as the runtime complexity of the SpMV multiplication depends on the number of
non-zero elements in the underlying matrix. The runtime complexity of the SpMVmulti-
plication can be linear, if each row in the underlyingmatrix contains only a few non-zero
elements. In such a case, the runtime overhead for error detection may even exceed the
runtime of the original operation, since the SpMV operation and the error detection op-
erations are in same order of runtime complexity (i.e.,O(NNZ) ≈ O(n), with NNZ ≈ n).
On top of that, when applied to matrix-vector multiplications, the error localization
scheme used for matrix-matrix multiplications does not reduce the number of compu-
tations compared to complete recomputations [Sloan13]. Both the error localization
scheme (i.e., compute sr ∶= Ab ⋅ω − r ⋅ω following Equation 2.27) and complete recom-
putations (i.e., recompute r ∶= Ab) compute a matrix-vector multiplication with equal
number of computations.
Nonetheless, the error detection operations described in Equation 2.34 is applied in
different relatedworks to detect errors in sparse linear operations such as the SpMVoper-
ation [Brone08,Shant12,Sloan12,Sloan13,Fasi16]: Bronevetsky and Supinsky [Brone08],
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Shantharam et al. [Shant12], and Fasi et al. [Fasi16] apply this approach within the
Conjugate Gradient algorithm to detect and correct errors in the underlying SpMV
operations.
Different approaches were proposed that focus on reducing the runtime overhead
for error detection and correction in sparse linear operations. Sloan et al. propose
checksum encodings [Sloan12] for the SpMV operation that omit some computations
during error detection. These checksum encodings are based on either sampling some
random matrix columns in the computation of the column checksum vector cc or
aggregating selected column sums to form clustered checksums. Both encodings reduce
the number of non-zero elements in the column checksum vector cc, which reduces
the error detection runtime. In the aggregation scheme, different clustering algorithms
exploit structural properties such as dominant diagonality, diagonal bands or blocked
diagonality to identify representative column sums for the column checksum vector cc.
Besides, two preconditioning techniques are proposed that change or create additional
structures within the matrix to make them suitable for this aggregation scheme. The
fault tolerance technique corrects errors by rolling back the application to a prior
checkpoint. This approach reduces the runtime overhead for error detection, but also
reduces the error coverage.
Later, Sloan et al. proposed an error localization scheme [Sloan13] for the SpMV
operation that avoids complete recomputations to reduce the runtime overhead for
error correction. The proposed fault tolerance technique detects errors using the error
detection operations in Equation 2.34 and delimits the corresponding portion in the
result vector ri in which the erroneous result element exists. The erroneous result
vector element is corrected by recomputing the SpMV operation for the delimited
portion. Such portions in the result vector are determined by an iterative bisection
technique, which repeatedly divides the input matrix A into two row block matrices
and checks for errors in these block matrices. The bisection is repeated until a certain
portion of the vector around the erroneous result vector element is delimited. However,
the runtime overhead to provide fault tolerance still depends on the error detection
operations, as the result of this check is required before any error localization steps can
be performed.
Gao et al. [Gao16b] developed a fault tolerance scheme that protects multiple matrix-
vector multiplications executed in parallel by exploiting ideas from Error Detecting
and Correcting Codes (ECC). For p matrix-vector multiplications with b(i) = A(i)b
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and 1 ≤ i ≤ p, this scheme calculates a detection matrix D and a sum matrix S from p
input matrices A(i). For each input matrix A(i), a checksum vector is computed with
c(i) = wTA(i),wT = (1...1), i = (1, ..., p). The single rows in the detection matrix [D]j
are composed by adding specific checksum vectors c(i) according to Hamming parity bit
configurations. In case of a single error, the erroneous result vector r′(i) is located and
corrected using the sum vector z = Sb, with S = ∑pj=1 A(j) and r′(i) = z−∑pj=1 r(j), ri = 0.
However, this approach focuses on integer arithmetic which is uncommon in the
scientific and engineering computing domain. The challenge to distinguish inevitable
rounding errors from harmful errors is not addressed. Besides, the runtime overhead is
dominated by two additional matrix-vector multiplications which can be significant for
low numbers of input matrices p.
Since linear operations for both dense and sparse matrices are often performed using
floating-point arithmetic, rounding errors occur. A more detailed discussion on the
nature of rounding errors in floating-point arithmetic can be found in Appendix C. A
direct comparison of checksums should be avoided because rounding errors typically
cause small differences in these checksums. To avoid false positive error detections in the
presence of rounding errors, error checking needs to be performed under consideration
of a rounding error bound.
A rounding error bound τ ∈R is an upper bound for the maximum difference between
an operand checksum c1 ∈R and a corresponding result checksum c2 ∈R for
∣ f l(c1)− f l(c2)∣ < τ (2.37)
with f l(c1) ∈R and f l(c2) ∈R denoting the corresponding floating-point representa-
tions for c1 and c2, respectively (cf. Equation D.2).
Errors are detected, when ∣ f l(c1)− f l(c2)∣ exceeds the rounding error bound τ. The
challenge to distinguish inevitable rounding errors from harmful errors was addressed
in different related works. Huang and Abraham propose to let the user determine such
thresholds τ manually [Huang84]. However, this approach requires a deep knowledge
of the input data and re-calibrations for subsequent or new problem sets. Different
approaches were proposed that determine such rounding error bounds at runtime with
respect to the input data. Analytical rounding error functions provide upper estimations
for the rounding error with respect to the underlying input data. Such rounding error
functions were derived for different basic arithmetic operations as well as for linear
operations like inner products [Golub13]. To protect matrix-vector multiplications
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using dense matrices in the presence of rounding errors, an analytical rounding error
bound was derived by Chowdhury and Banerjee [Chowd96].
While these analytic rounding error functions focus on the worst-case rounding er-
ror [Higha96], probabilistic models of floating-point arithmetic can provide statistical
statements on the rounding error behavior. Such models were used by Barlow and
Bareiss [Barlo85] to derive probabilistic error bounds for sums and inner products
in floating-point arithmetic. Based on this approach, an algorithm-based fault toler-
ance scheme was proposed for dense matrix-operations such as multiplications and
decompositions which determines rounding error bounds at runtime [Braun14].
In summary, the direct application of traditional ABFT is highly inefficient when applied
to sparse linear operations such as the SpMV multiplication. Related works [Sloan12]
and [Sloan13] focus on reducing the runtime overheads for error detection and correc-
tion steps. However, the applied error detection schemes only indicate the existence
of errors and not their location. Either complete recomputations or additional error
localization steps need to be performed to correct errors. Scientific and engineering
applications are typically performed using floating-point arithmetic which is prone to
rounding errors. For this reason, suitable rounding error bounds are required to distin-
guish errors in the magnitude of the rounding error and errors that may be harmful to
the application. In Chapter 3, a fault tolerance technique for sparse matrix operations
is presented that allows the efficient algorithmic detection and correction of erroneous
computation results with high error coverage.
2.3.2 Related Fault Tolerance Techniques for Conjugate Gradi-
ent Solvers
While the ABFT techniques discussed above can protect the linear operations in the
Conjugate Gradient solvers, they are not able to protect all operations with low runtime
overhead. For instance, when the error detection operations in Equation 2.34 are
applied to protect an inner product aTb, one additional inner product will be computed
(i.e., (w ⋅ aT)b with w being a weight scalar). This approach does not allow low runtime
overhead since the additional inner product has the same runtime complexity as the
original one. Therefore, fault tolerance for the Conjugate Gradient solvers demands
different methods to achieve complete and efficient protection.
2.3 ● Related Fault Tolerance Techniques for Linear Algebra Operations 41
The vulnerability of the Conjugate Gradient solvers was assessed over the last decade:
Bronevetsky and Supinski [Brone08] show the insufficient ability of CG to avoid silent
data corruptions in the presence of errors. Shantharam et al. [Shant11] discuss the
influence of errors on the performance of linear solvers and demonstrate performance
degradations of PCG by factors of up to 200x.
Different fault tolerance approaches were presented to detect and correct transient
events causing errors: Oboril et al. [Obori11] present a fault tolerance technique that
repeats PCG on an auxiliary problem, if an incorrect solution is detected after the
completion of PCG. In such a case, PCG is repeated on the obtained residual Ad = r[∶= (b − Ax)]. While this method aims to avoid repetitions of PCG on the original
problem, it awaits the result after complete convergence of PCG before it checks for
errors. Sao and Vuduc [Sao13] propose to periodically stabilize the solver execution
during inherently reliable system modes. Such stabilizations exploit the convergence
conditions of CG to transform arbitrary iterations to valid iterations. Chen [Chen13]
proposes a periodic check of both the residual invariant (i.e., r(k) ≈ b − Ax(k)) and the
orthogonality of consecutive search direction and residual vectors (cf. equation 2.17) for
error detection. Detected errors are corrected by rolling the solver back to a previously
recorded state (i.e., a checkpoint). Chien et al. propose a hierarchical checkpointing
technique [Chien16] to extend the fault tolerance technique presented by Chen. This
technique targets latent errors that can cause endless loops in traditional checkpoint-
rollback techniques which rely on single recorded states. An array comprising multiple
checkpoints is maintained that holds different application states recorded during the
execution. Loh et al. [Loh16] propose to check the orthogonality of consecutive residual
and preconditioned residual vectors (i.e., (M−1r(k−1))Tr(k) = s(k−1)Tr(k) ≈ 0) as well
as its typical decreasing monotonicity after each iteration to detect errors. The steps
performed to update the intermediate result x(k) are duplicated and compared in each
iteration to detect errors that may not violate this orthogonality invariant. The solver is
recovered from detected errors by restarting the solver from the last computed version
of x(k). Tao et al. [Tao16] present a fault tolerance technique that relies on computing
and adapting checksums for the vectors in PCG. Vector updates are tracked by adapting
the checksums according to the underlying value changes at runtime. The checksum
encoding follows the ABFT encoding scheme discussed above in Section 2.3.1. To detect
errors, new checksums are computed for the resulting vectors which are compared to
the original checksums in user-defined intervals. In case of detected errors, the solver
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is rolled back to a previously recorded state.
Different related works rely on replication schemes to introduce fault tolerance: Liu
et al. [Liu15b] propose to use increasing levels of replication as the solver converges
to a solution. After a predefined number of iterations, the state of the PCG solver is
replicated and the execution is continued in a Dual Modular Redundancy scheme that
periodically crosschecks the underlying intermediate results. The state of the PCG
solver is replicated again after a predefined number of iterations and the execution
is continued in a Triple Modular Redundancy scheme. Detected errors are corrected
by rolling back to a previously recorded state when DMR is used and by recovering
an erroneous execution from a majority decision when TMR is used. Dichev and
Nikolopoulos [Diche16] propose a Dual Modular Redundancy scheme that replicates
the execution of PCG. This scheme periodically synchronizes both executions to detect
errors by comparing the computed residual norms (i.e., ∥r(i)1 ∥ ≈ ∥r(i)2 ∥). To correct errors
that affected only one of both executions, the residual invariant (i.e., r(k) ≈ b−Ax(k)) is
checked in both executions to identify the correct execution which is used to restore the
erroneous one. If both executions do not satisfy the residual invariant, the execution is
restarted from a previously recorded state.
The discussed approaches rely on strategies and operations that induce significant
runtime and energy overheads to obtain fault tolerance. Such overheads can violate the
central demand in scientific and engineering computing domain for fast and efficient
computations.
The approaches in [Sao13,Chen13] require additional sparse matrix-vector operations
to detect errors which induces significant runtime overheads. At the same time, the
approaches in [Loh16,Tao16] add at least one additional inner product into each solver
iteration. While the parallel execution of replicated PCG instances can reduce the
runtime overhead for DMR and TMR schemes presented in [Liu15b, Diche16], the
demanded energy is multiplied by a factor constituted by the number of replications.
Some approaches recover from errors solely by using checkpointing techniques, which
are associated with large recovery cost in recomputing lost intermediate results.
Chapter 4 presents an efficient fault tolerance technique for the Conjugate Gradient
solvers that relies on an error detection and correction scheme with low runtime and
energy overhead while it achieves high error coverage.
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2.4 Heterogeneous Computer Architectures and Ap-
proximate Computing
The scientific and engineering computing domains demand feasible execution times
along with high reliability. Compute-intensive applications from these domains are
often accelerated using heterogeneous computer architectures since they provide high
computational performance within reasonable power envelopes. This section presents
the concept of heterogeneous computer architectures and discusses its benefits for
the fields of science and engineering. At the same time, it introduces the necessary
background for the approximate computing paradigm which is promising to become an
integral part of such computer architectures [Esmae12a,Chand17].
2.4.1 Heterogeneous Computer Architectures
Semiconductor technology scaling induces to integrate considerably different computer
architectures with different kinds of processing cores, communication channels and
embedded memories on single chips or packages [Chen15a]. Heterogeneous computer
architectures are a result from this integration process and combine, for instance, multi-
core CPUs, many-core GPUs architectures as well as reconfigurable architectures like
field programmable gate arrays (FPGA) [Chung10]. One of themost widespread example
for these computer architectures is the integration of CPU and GPU architectures on
single chips [Mitta15] such as Intel’s Skylake architecture [Intel17] and AMD’s APU
architecture [Bouvi14].
Applications from the scientific and engineering domain often comprise of different
computational parts which, for instance, reflect multiple interacting processes from
multi-phase, multi-scale or multi-physics problems. Applications are accelerated by
mapping the different underlying algorithmic parts to the different components of such
heterogeneous architectures which can result in significant reductions of computation
time. For instance, while multi-core CPUs are typically optimized for latency-sensitive
as well as coarse-grained parallel tasks, many-core GPUs provide high computational
throughput.
The computational performance of heterogeneous computer architectures is the most
important aspect for applications from the scientific and engineering computing do-
mains. Compared to homogeneous architectures (i.e., that rely on single kinds of
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processing units), these heterogeneous architectures can achieve significantly increased
performance to execute such applications. By integrating these highly diverse kinds of
processing cores, the gap between latency-sensitive or coarse-grained parallel tasks
and highly data-parallel tasks is closed. These different kinds of tasks were often indi-
vidually tailored to latency-optimized CPUs and throughput-optimized GPUs before.
For this reason, the acceleration of such algorithmic parts is enabled that did not fit in
an optimal manner to one of the existing architectures before.
With the growing interest for heterogeneous computer architectures over the last
decade, different application programming interfaces were developed that allow to
tailor applications to these architectures. For instance, OpenCL [Stone10] and Nvidia
CUDA [NVIDI17] are two wide-spread examples for such programming interfaces.
Different software libraries like SparseLib [Donga94] and NIST Sparse BLAS [Duff02]
allow the integration of sparse linear algebra operations and solvers into a wide range
of applications. A research field focuses on building blocks that accelerate compute-
intensive and recurring tasks including sparse linear algebra operations [Kreut16] using
such computer architectures. Important examples include software frameworks like
MAGMA [Donga12], ViennaCL [Rupp10] and PETCs [Balay16].
2.4.2 The Approximate Computing Paradigm
While the concept of approximate computing was already addressed several decades
ago [Von N56], the research activities on this computing paradigm have only just intensi-
fied in the last couple of years. Approximate computing tackles different computational
efficiency cost metrics in the system stack. Important metrics include the area-time
complexity, the power-clock cycle product, and the energy-time product [Nebel13,Kaesl14]:
The area-time complexity
Area-time complexity ∶= A ⋅ T (2.38)
measures the resource efficiency for a given (chip) area A and a time T spent to process
an instruction. A closely related metric is the area-time2 complexity [Thomp79]
Area-time2 complexity ∶= A ⋅ T2 . (2.39)
The power-clock cycle product
Power-clock cycle product ∶= P ⋅ tc (2.40)
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provides insights into the energy efficiency of a circuit for P being the chip power
dissipation and tc being the clock cycle.
The energy-time product
Energy-time product ∶= E ⋅ T (2.41)
measures the interplay between computational performance and energy efficiency for
E denoting the energy and T denoting the time spent to process an instruction.
A metric to measure the computational performance is MIPS (millions of instructions
per second):
MIPS ∶= instruction count
106 ⋅ execution time . (2.42)
The energy-per-instruction metric
Energy-per-instruction ∶= E
instruction count
= P ⋅ T
instruction count
(2.43)
measures the power efficiency for E denoting the energy, P denoting the power
dissipation, and T denoting the time spent to process an instruction. With T =
instruction count/MIPS, the energy-per-instruction metric is related to the Watt/MIPS-
metric [Rabae12] as follows:
Energy-per-instruction = P ⋅ T
instruction count
= Watt
MIPS
. (2.44)
At the same time, the energy-time product is related to theWatt-per-MIPS2-metric as
follows:
Energy-time product = P ⋅ ( T
instruction count
)2 = Watt
MIPS2
. (2.45)
Central terms in approximate computing are accuracy and precision. For an exact result
c ∈Rn and a specified maximum distance d ∈R, d ≥ 0 to the exact result, the accuracy
is the probability P that a computed result c′ is within the specified distance d to the
exact value c:
Accuracy ∶= P({∥c − c′∥2 ≤ d}) . (2.46)
The precision is the distance from a computed result c′ to the exact value c:
Precision ∶= ∥c − c′∥2 . (2.47)
Precision is a characteristic of the approximation technique (e.g., approximate hardware
and its approximate arithmetic) while the accuracy is a requirement defined by the
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application, in particular by its underlying algorithms and the processed data. For
instance, approximate arithmetic structures such as adders or multipliers that exhibit a
large degree of approximation are typically associated with a lower precision, meaning
that the results of their operations are allowed to deviate more from the exact com-
putational result. Important examples for error metrics [Han13] are the absolute and
relative error and the error rate.
For an exact result c ∈R and a computed result c′ ∈R, the absolute error εabs is
εabs ∶= ∣c − c′∣ . (2.48)
The relative error εrel is
εrel ∶= ∣c − c′∣∣c∣ . (2.49)
The error rate errorrate describes the relation between the number of input values and
the number of computed results c′ that are unequal to the precise result c with
errorrate ∶= Number of imprecise results with ∥c − c′∥p > 0Total number of input values . (2.50)
Application-specific error metrics were proposed that are able to evaluate the accuracy
of application results [Grigo14a,Grigo14b,Zhang14a,Ringe15,Zhang15a].
Different approximation techniques target the power dissipation of circuits. The three
basic power dissipation sources of CMOS devices are the charging and discharging of
capacitors, short-circuit currents and leakage currents [Nebel13]. In the following, let
VDD denote the supply voltage, let f denote the clock frequency, let Ileak denote the
leakage current, let Ai denote the activity, let Qi denote the transported charge during
a short-circuit and let Ci denote the capacitance at node i. The power dissipation caused
by charging and discharging of capacitors PCD is
PCD ∶= 12 ⋅ f ⋅V2DD ⋅∑i Ai ⋅Ci . (2.51)
The power dissipation caused by short-circuit currents PSC is
PSC ∶= VDD ⋅ f ⋅∑
i
Qi ⋅ Ai . (2.52)
The leakage power Pleak is
Pleak ∶= Ileak ⋅VDD . (2.53)
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Based on these sources, an estimation for the average power dissipation is
P ≈ 1
2
⋅ f ⋅V2DD ⋅∑
i
Ai ⋅Ci +VDD ⋅ f ⋅∑
i
Qi ⋅ Ai + Ileak ⋅VDD . (2.54)
To evaluate parameters like power and performance, different techniques compute an
instruction mix [Patte14] of target applications. Let i ∶= 1,⋯,n denote instructions and
let pi denote the probability for the execution of instruction i. An instruction mix is a set
of instructions i along with probabilities pi that are obtained by counting instruction
executions in the target applications. Instead of executing the target applications while
measuring different parameters, benchmark programs can be derived from the obtained
instruction mix. Compared to the original applications, these benchmarks can exhibit a
reduced instruction count, for instance, and allow reduced execution and evaluation
times.
A wide range of approximate computing techniques have been proposed for different
system layers from circuits over architectures to software. These techniques exploit
the inherent resilience of applications to certain numerical errors. The current scope
of applications for approximate computing can be distinguished into different classes
depending on their input data sets, their output data sets or the computational patterns
they exhibit [Chakr10,Chipp13,Venka15, Shafi16]:
Applications with imprecise inputs include applications that process real-world
data sets that are often inherently noisy. Subsequent computations in such ap-
plications do not have to be more precise than what the input data allows. The
underlying algorithms of these applications are designed to handle noise appro-
priately, which gives them the ability to tolerate errors due to approximation. A
second member of this class are applications that process large data sets with high
degrees of redundancy, which enables a certain error tolerance. Such applications
include, for instance, voice recognition, motion detection or processing of sensor
data [Chipp13,Wang16,Raha17].
Applications with imprecise outputs include applications whose required output
quality is defined by, for instance, the limited perceptual abilities of human beings.
Deviations from perfect results due to approximation errors can be tolerated as
long as they are not perceived by the user. Examples for such applications include
audio, image and video processing in multimedia applications [Advan14, Schaf14,
Tagli16].
48 Chapter 2 ● Background and Related Work
Applications with ambiguous outputs include applications that produce a range
of output data that are equally acceptable for the users. These applications
include recommendation systems, web searches, modern machine learning tech-
niques [Esmae12c, Grigo14a, Eldri14, Grigo15, Morea15, Zhang15b] and often
process data based on heuristics, statistical aggregation, and probabilistic compu-
tations. A perfect solution does not necessarily exist for such applications.
Applications with convergent outputs include applications which utilize optimiza-
tion techniques or iterative methods that refine the output data set until a certain
convergence criterion is satisfied [Zhang14a, Lass17]. The output quality may
vary depending on the processing steps and the computational precision. Er-
rors due to approximate computations may be compensated by longer execution
times. The Conjugate Gradient solvers (cf. Chapter 2.1.2) are an example for such
iterative convergent tasks where such a compensation often does not occur.
The approximate computing paradigm has been applied to the whole computing
stack including circuits, architectures up to software, programming models and al-
gorithms [Shafi16]. Approximate computing hardware designs are developed with
deviations from their exact specification which therefore cause approximation errors
up to a certain degree. The spectrum of proposed approximate hardware designs
ranges from approximate adder structures [Mahdi10,Gupta11,Miao12,Gupta13,Kim13,
Yang13b,Nanu14,Hu15,Beche16] and multipliers [Kyaw10,Kulka11, Farsh13,Bhard14,
Chen15b,Liu17] over approximate floating-point components [Zhang14b,Liu16d,Yin16]
to structures that allow to configure the underlying precision at runtime [Kahng12,
Lin13,Bhard13,Liu14,Hashe15,Camus15,Espos16,Mazah16]. Besides arithmetic units,
different approaches target efficiency gains in the memory hierarchy by, for instance, es-
timating load values to reduce cachemiss latencies [Migue14,Yazda16a,Yazda16b,Jain16],
skipping memory accesses [Samad14] as well as reducing the refresh rates in DRAM
memories [Liu12,Cho14, Jeong16] and voltage [Chen16]. Different design automation
methods were proposed that focus on the design, automatic generation and synthe-
sis of approximate circuits [Venka12, Venka13b,Miao13, Nepal14, Yazda15, Soeke16].
Besides the design phase, different approaches analyze the error behavior of approxi-
mate hardware [Venka11] and propose formal verification techniques for approximate
hardware [Holik16].
Different concepts have been proposed that introduce the approximate computing
paradigm into heterogeneous computer architectures. Esmaeilzadeh et al. [Esmae12a]
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present a computer architecture that allows application developers to select between
precise and approximate computation modes. A special instruction set architecture
offers approximate variants of precise arithmetic operations that can be used to achieve
efficiency-gains for error-resilient instructions within applications. This computer
architecture relies on voltage scaling in different components such as register files
and caches, as well as in arithmetic operations to trade-off errors for reduced power
dissipation. Venkataramani [Venka13a] presents a computer architecture that provides
precision-configurable arithmetic units along with error estimation units. Different
monitors estimate the accumulation of numeric errors that are induced by rounding
at different precision degrees, which can be evaluated by applications using special
instructions. Unacceptable errors are corrected by recomputing the affected instruc-
tions with increased precision. Chandrasekharan et al. [Chand17] present a computer
architecture that combines approximate floating-point units with their precise coun-
terparts. These approximate floating-point units reduce the number of clock cycles
required for floating-point operations by storing already performed operations and
results in a look-up table, which is checked before each new floating-point operation.
If a new floating-point operation is similar to an already performed operation, then the
corresponding result value is returned from the lookup table, while the floating-point
unit is bypassed. The maximum degree of similarity that triggers such a bypass can be
dynamically adapted by the application. Koutsovasilis et al. [Kouts17] present a bench-
mark suite of 12 compute-intensive tasks from the science and engineering domain
that were adapted to heterogeneous and approximate computer architectures. Each im-
plemented task relys on an accurate and an approximate version of its computationally
intensive parts. The underlying approximation techniques are based on task skipping,
precision-reduction in arithmetic operations and relaxation of sychronization barriers.
On the software level, task skipping and early termination techniques like loop perfo-
ration [Sidir11] reduce the number of executed instructions at the cost of result quality.
Programming language extensions allow developers to guide the approximation by,
for instance, source code annotations that specify approximable data and instruc-
tions [Samps11,Carbi13,Rahim13,Vassi15]. Changing quality demands are exploited by
compiler-based program transformation techniques that generate multiple versions of
programs with different precision levels and memory access frequencies [Samad13].
The approximate nature of neural networks is exploited to mimic certain algorithms
and to compute approximate results [Morea15,McAfe15]. At the same time, neural net-
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works and their underlying evaluation algorithms are approximated to obtain efficiency
gains [Venka14,Zhang15b, Sarwa16].
The next section discusses related approximate computing schemes, which were pro-
posed for essential tasks in the scientific and engineering computing domain including
Cholesky Decomposition [Schaf14], Eigen-Decompositions [Zhang15a], iterative meth-
ods [Zhang14a], and inverse matrix p-th roots [Lass17].
2.5 Related Approximate Computing Techniques
This section presents and discusses the related work for the approximate computing
methods presented in Chapters 5 and 6. Related works that target the extension of the
approximate computing application scope to the scientific and engineering computing
domain are discussed below in Section 2.5.1. Different compute efficiency parameters
need to be evaluated to asses the execution of applications on approximate computing
hardware. Related works that determine such parameters are discussed below in
Section 2.5.2.
2.5.1 RelatedApproximateComputingTechniques for Scientific
Computing Tasks
Schaffner et al. [Schaf14] propose an approximate computing technique for a direct
Cholesky decomposition-based solver that targets well-conditioned problems arising in
video processing applications. The technique exploits the application-specific property
that such well-conditioned problems tend to contain insignificant values in the fill-
in elements of their Cholesky decomposition. During the decomposition process,
multiplications are skipped in the computation of such fill-in elements that contain
operands smaller than a specific threshold value.
Zhang et al. [Zhang14a] propose a monitoring technique for iterative methods that
continuously adapts the induced approximation error according to their underlying
optimization functions [Saad03]. This technique starts the execution using the lowest
available degree of precision, which is increased if the underlying optimization function
is violated. While some iterative methods rely on evaluating their underlying optimiza-
tion function, Krylov-subspace methods like the Conjugate Gradient solvers typically
do not compute this function explicitly to find solutions. The periodic computation
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of this function induces significant runtime overheads since it requires an additional
expensive matrix-vector multiplication. On top of that, such additional matrix-vector
multiplications can cancel out potential energy savings.
Later, Zhang et al. [Zhang15a] present a method that enables the iterative Lanczos
algorithm for approximate computing by dynamically adapting the induced approxi-
mation. As a prerequisite, the authors evaluated the error resilience of the underlying
algorithmic parts using the resilience identification approach in [Chipp13] to determine
candidates suitable for approximation. The presented technique exploits the insight
that the Lanczos algorithm restarts the search process to re-establish inherent properties
(i.e. orthogonality). In case of such restarts, the proposed technique adapts the induced
approximation by increasing the underlying precision. Based on the ideas in [Sloan12],
the underlying matrix-vector multiplications in the Lanczos algorithm are monitored to
evaluate the result quality against accuracy demands.
Lass et al. [Lass17] analyze the error resilience of an iterative algorithm that computes
the inverse matrix p-th roots (i.e., A−1/p) of a positive definite matrix A [Bini05]. The
convergence behavior in the presence of approximation errors is evaluated by com-
paring the intermediate solutions against solutions computed in precise arithmetic.
Approximation errors are mimicked by reducing the precision in the underlying com-
putations and data representations. Reducing the precision below a certain degree
introduces an oscillating behavior which is dependent on the matrix size and the root
factor p.
In summary, the discussed approximate computing schemes target different scientific
and engineering applications. The underlying approximation schemes include detecting
and skipping computations for insignificant values, monitoring inherent correction
cycles to adapt the induced approximation aswell as addingmonitors to detect violations
of inherent application properties. For iterative methods including the Conjugate
Gradient solvers, such monitoring techniques must induce only low runtime and energy
overhead to avoid reducing or canceling the achieved efficiency gains.
Chapter 5 presents an adaptive method that exploits the fault-tolerant Conjugate Gradi-
ent solver (i.e., presented in Chapter 4) to enable the solver execution on approximate
computing hardware with high compute efficiency gains while still providing correct
results. This method propels the extension of the application scope of approximate com-
puting to the scientific and engineering computing domain, which are often associated
with low error resilience along with tight constraints on the result accuracy.
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2.5.2 Related Parameter Estimation Techniques for Application
Executions on Approximate Computing Hardware
To assess the compute efficiency of application executions on approximate computing
hardware, different parameters need to be determined, which comprise the area, the
leakage power, the dynamic power, the delay, and the approximation error. Using these
parameters, the compute efficiency is described by different metrics including the
energy per instruction as well as the overall runtime performance, for instance. The
different related works can be distinguished into two classes with respect to the targeted
parameters. The first class comprises related works that investigate the approximation
error and its propagation throughout the application execution, while the second class
comprises related works that provide parameter estimation methods targeting, for
instance, the leakage and dynamic power dissipation.
Different related works model the approximation error induced by approximate comput-
ing hardware to investigate the approximation error resilience of applications: Chippa
et al. [Chipp13] inject random bit flip errors into the output variables of different loops
and functions to identify error-resilient algorithmic parts. Algorithmic parts that do not
cause application crashes or unacceptable result deviations are further evaluated using
software-based models of approximate computing techniques. These models include
loop perforations, operand value truncations and bit error profiles that specify the error
probability for each bit in an arithmetic unit.
Roy et al. [Roy14] use random value manipulations to identify error-resilient application
data (e.g., program variables). This approach collects representative value ranges
for each variable in a program depending on the variable data type to form a multi-
dimensional search space. Different configurations are randomly extracted from such
search spaces to evaluate the sensitivity of the application output to certain variables.
Mishra et al. [Mishr14] present a framework that combines annotation-guided code
transformations and instruction set simulation of approximate computing techniques to
determine the error resilience of applications. The simulated approximation techniques
include operand value truncation, approximate memories, and approximate network
channels.
Single bit flip error injections are utilized by Venkatagiri et al. [Venka16] to identify
error-resilient arithmetic instructions. Program analysis methods and heuristics are
applied to collect suitable error injection candidates, which are grouped in error equiv-
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alence classes. Error injection experiments are performed on a representative of such
equivalence classes while the application output is monitored.
Barbareschi et al. [Barba16] use reduced floating-point precision to evaluate the error
resilience of applications. Existing source code is transformed by user-defined transfor-
mation rules to generate approximate source code variants. These source code variants
are evaluated using user-defined error metrics to assess the error resilience of the
different code parts.
Lee et al. [Lee16] present an approach that generates models for arbitrary approximate
hardware designs using data flow graphs and probability mass functions. Data flow
graphs capture the propagation of data and approximation errors from the inputs to
the outputs in approximate hardware designs. Probability mass functions are used to
model the influence of approximation errors on the dependency between input values
and approximate application outputs.
The discussed related works [Chipp13,Roy14,Mishr14,Venka16,Barba16,Lee16] rely
on different software-based models of approximate computing hardware, which are
used to identify algorithmic parts as well as data that are resilient to approximation
errors. To evaluate the significance of the compute efficiency, parameters like the power
dissipation and the demanded energy must also be assessed besides the application
output error.
Different techniques have been presented that evaluate the power dissipation of appli-
cation executions. One approach is to determine the power dissipation of individual
instructions using physical measurements and to use the obtained results to estimate
the power dissipation for complete application executions: Tiwari et al. [Tiwar94, Ti-
war96] present such a measurement-based technique that generates power models for
instruction traces by quantifying the power dissipation of individual instructions and
different inter-instruction effects. Such inter-instruction effects include pipeline and
write buffer stalls as well as cache misses. The power models are obtained through
physical experiments in which the current drawn by the target device is measured
while executing the application under consideration in an infinite loop.
Physical experiments are also used by Laurent et al. [Laure04] for a power modeling
technique called functional level power analysis. To model the power dissipation, differ-
ent programs are executed on evaluation boards, while the drawn current is measured.
The measurements are summarized in a power model using regression. Later, this
technique is applied by Senn et al. [Senn04] to estimate the power dissipation for appli-
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cations. Using static code analysis, different parameters such as the instruction mix are
determined. These parameters are translated to power dissipation using the models
that were generated by functional level power analysis. Rethinagiri et al. [Rethi14] apply
the functional level power analysis approach to heterogeneous computer architectures
comprising multi-core CPUs and field programmable gate arrays (FPGA). The authors
present power models for different devices that allow to estimate the power dissipation
from different parameters of the executed application and the underlying target design.
These parameters include the instruction mix and number of cores.
The discussed related works [Tiwar94,Laure04, Senn04,Rethi14] estimate the power
dissipation of complete application executions by modeling the power dissipation of
the underlying instructions using physical experiments. While these experiments are
performed at full execution speed, they require the implementation of approximate
hardware descriptions in physical hardware, which can be associated with high cost.
Different related works estimate the power dissipation of application executions by
using capacitance descriptions: Brooks et al. [Brook00] provide capacitance equations
for different architectural components including caches, fully associative memories,
combinational logic, wiring as well as clocking to compute the capacitance of a target
device. Using architectural simulations for the target applications, the circuit activity is
determined to estimate the power dissipation of application executions.
Capacitance descriptions are also used by Li et al. [Li09] in McPAT, which provides
models for power, area, and timing estimation targeting architectural-level circuit
descriptions. This approach decomposes the target architecture into circuit blocks and
computes the capacitance for each module using analytical models to evaluate the
power dissipation.
The discussed related works [Brook00, Li09] rely on capacitance descriptions to model
the underlying hardware, which is evaluated by architectural simulation to estimate
the power dissipation. Different approximate hardware designs are based on changes
in the underlying functional description of the circuit (e.g., in the gate-level description
of approximate arithmetic units [Yang13b,Chen15b,Liu17]), which are not necessarily
reflected in an architectural simulation.
Sampson et al. [Samps11] provide a model that specifies power and energy reductions for
different architectural components with respect to certain approximation techniques.
The presented reduction specifications have been collected from different works in the
literature targeting voltage scaling, mantissa reduction in floating-point operations, as
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well as memory refresh rate reductions. This model provides insights for three configu-
rations of the evaluated approximation techniques. However, precision-configurable
approximate computing arithmetic often provides a significantly larger number of
configurations, which need to be evaluated to obtain detailed insights into the power
dissipation.
Different related works target simulation-based power estimation techniques and present
techniques to reduce the simulation runtime for complete application executions: Hsieh
and Pedram [Hsieh98] estimate the power dissipation of an application execution by
combining architectural and register-transfer-level simulation. In a first step, architec-
tural simulation is performed to obtain different application parameters including the
instruction mix. A new program is generated from these parameters, which exhibits
similar performance and power dissipation behavior as the original application. Com-
pared to the original instruction trace, the instruction trace of the generated program is
reduced with respect to a user-defined compression ratio. In a second step, the new pro-
gram is simulated at the register-transfer level to determine the power dissipation. The
obtained power dissipation result is used as an estimation for the complete application
execution.
Hamerly et al. [Hamer05] present a technique to reduce the runtime of architectural
simulation by exploiting repetitive behaviors in programs. A central assumption of
this approach is that all iterations of a repetitive instruction interval (i.e., a section of
continuous application execution) exhibit similar behavior, which allows to evaluate an
instruction interval once to represent all remaining instances. The approach identifies
such representative instruction intervals in an offline analysis step by examining the
execution frequencies for different regions of code. The identified instruction intervals
are clustered according to their execution frequency in complete application executions
to allow weighted parameter extrapolation.
The authors of [Wunde03] present a method that exploits statistical sampling theory
to reduce the runtime of architectural simulation. In the course of a simulation, the
approach alternates between detailed and functional simulation modes provided by
a custom system-level simulation framework for fixed instruction intervals in an ap-
plication. The approach selects minimal numbers of instruction intervals for detailed
simulations to estimate parameters like performance and power while satisfying a
required confidence interval.
The discussed related works [Hsieh98,Wunde03,Hamer05] rely on significantly reduced
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portions of the original application, namely synthesized programs and selected instruction
intervals to estimate the power dissipation of complete application executions. These
approaches assume that the evaluated instructions exhibit similar behavior compared
to the original application. Approximation techniques like [Zhang14a] exploit changing
degrees of approximation errors to ensure acceptable application outputs. However,
changing degrees of approximation errors induce different behaviors over time. Previ-
ously repetitive behaviors that are exhibited by iterative methods, for instance, can only
be limited to iteration intervals with unchanged approximation error. At the same time,
the evaluation of a limited instruction interval does not necessarily reflect the impact
of approximation errors on the power dissipation, since the induced approximation
error propagates between executed instructions.
Chapter 6 presents parameter estimation methods that assess the compute efficiency of
application executions on approximate computing hardware with respect to the area, the
leakage power, the dynamic power, the delay, and the approximation error. To evaluate
long-running iterative algorithmic parts, highly accurate but slow circuit simulations
are combined with light-weight models of approximate computing hardware. This
approach exploits the insight that parameter estimations can achieve low estimation
runtimes and high estimation accuracy using carefully selected instruction intervals as
discussed in [Hsieh98,Wunde03,Hamer05]. The underlying model is based on operand
value truncation in accordance to [Chipp13,Mishr14,Barba16]. At the same time, the
impact of approximation errors on the power dissipation is considered by evaluating
the propagation of approximation errors throughout the application execution.
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Efficient Fault-Tolerant
Sparse Matrix-Vector
Multiplication
A fault tolerance technique for sparse matrix-vector multiplications (SpMV) is presented
in this chapter that allows the efficient algorithmic detection and correction of erro-
neous operation results with high error coverage [Schol16a]. To achieve high runtime
efficiency, an important challenge is to derive an error detection and correction scheme
with low runtime overhead. At the same time, additional challenges arise to avoid
false positive error detections due to rounding errors. To achieve high error coverage,
suitable rounding error bounds are required to distinguish errors in the magnitude of
rounding errors from presumably harmful errors.
The fault tolerance technique is based on the observation that even high error rates
typically do not cause errors in complete matrix-vector multiplication results, but
only in small parts. Instead of repeating entire computations or performing expensive
error localization steps, the underlying error detection scheme is instrumented to
implicitly provide the error locations with high efficiency. This technique enables
partial recomputations just for erroneous outputs directly after error detection, which
reduces the overall runtime overhead to provide fault tolerance.
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This fault tolerance technique is algorithm-based and exploits the properties of sparse
matrices to instrument error detection steps with error localization capabilities. Round-
ing errors are addressed by an analytical error bound that provides suitable rounding
error bounds for the SpMV operation.
Related algorithm-based fault tolerance approaches for sparse matrix operations detect
and correct errors, but often perform expensive error localization steps or rely on
complete recomputations. General checkpointing techniques write the state of an
application periodically to a fault-tolerant storage and restart the application from a
prior state if an error is detected. However, such techniques can induce large recovery
cost in both transferring checkpoint data and recomputing lost results for high error
rates. Therefore, checkpointing techniques will become increasingly impractical as
they induce significant bottlenecks for the execution of applications [Liu11].
Related algorithmic error detection and correction approaches compute and evaluate
checksums to detect errors and recompute erroneous results by recomputation. Such
approaches avoid the cost induced by rolling back to a prior state. Since even under high
error rates, only a small portion of the output is corrupted by errors, these approaches
reduce error correction cost by locating and recomputing only erroneous results. This
partial recomputation approach, however, requires additional error localization steps to
avoid unnecessary correction cost. Additional error localization costs may be acceptable
for small outputs, but become unacceptable for large output sizes.
The remainder of this chapter is organized as follows. Section 3.1 below introduces the
formal background for the presented fault tolerance technique. An analytical rounding
error bound for sparse matrix operations is discussed below in Section 3.2. Section 3.3
presents the corresponding algorithmic steps. Section 3.4 presents the details of the
underlying preprocessing, error detection and correction steps. This chapter concludes
with a discussion on the runtime and memory overhead in Section 3.5. The presented
fault tolerance technique is evaluated in Chapter 7, Section 7.4.
3.1 Method Overview
The presented fault tolerance technique divides the SpMV operation into small blocks
with respect to a selected row block size (cf. Equation 2.4) and performs checksum-based
error detection for each block separately. This block-based error detection scheme
was evaluated for dense matrix operations in [Rexfo94]. Blocks for which the operand
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checksums do not match the corresponding result checksums are marked erroneous. For
this reason, this approach delimits error locations to blocks of result elements instead
of locating the erroneous result element exactly. These erroneous blocks are corrected
by recomputing the SpMV multiplications partially for these blocks. Therefore, error
locations are already determined during error detection which avoids both complete
recomputation and error localization steps. Since this block-based approach exploits
the sparsity of the underlying input matrix, the runtime overhead to detect and locate
errors is significantly reduced.
The following equations and examples introduce the fault tolerance technique for the
matrix-vector multiplication r ∶= Ab, in which A denotes a real (n× n)-matrix and r, b
denote (n × 1)-vectors. The underlying concept can be transferred to general matrices
without loss of generality. The partitioning of the SpMV multiplication into row blocks
as well as the generation of checksums for these blocks relies on a weight matrix W ,
which is computed as follows:
Let a matrix A ∈ Rn×n be partitioned into m′ row block matrices A1,A2,⋯Am′ with
1 ≤ m′ ≤ n. The row block size σk denotes the number of rows in row block matrix Ak
with 1 ≤ k ≤ m′. For each row block matrix Ak, a weight vector w(k) is a (1×σk)-vector,
which contains weights [w(k)]i ∈R≠0. The weights are non-zero real numbers used to
encode the row block matrices.
A weight matrix W is an (m′ × n)-matrix that is formed by m′ weight vectors w(k)
with 1 ≤ k ≤ m′ as
W ∶=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
w(1) 0 ⋯ ⋯ ⋯ 0
0 w(2) ⋱ ⋮⋮ ⋱ ⋱ ⋱ ⋮⋮ ⋱ w(k) ⋱ ⋮⋮ ⋱ ⋱ 0
0 ⋯ ⋯ ⋯ 0 w(m′)
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦ .
(3.1)
Each row k in a weight matrixW is formed by weight vector w(k). At the same time,
each column inW contains one non-zero element, namely one weight from a weight
vector.
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Example 3.1: The (6 × 6)-sparse matrix A is multiplied by a (6 × 1)-operand
vector b to obtain the (6× 1)-result vector r:
Zero elements in matrices and vectors are denoted by ( ⋅ ).
r ∶= Ab =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1 ⋅ ⋅ ⋅ ⋅ 2⋅ 5 2 ⋅ ⋅ ⋅⋅ 2 3 5 ⋅ ⋅⋅ ⋅ 5 4 ⋅ 1⋅ ⋅ ⋅ ⋅ 2 ⋅
2 ⋅ ⋅ 1 ⋅ 9
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
2
4
3
5
4
1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
4
26
42
36
8
18
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦ .
Matrix A is partitioned in three row block matrices A1,A2, and A3 with row block
sizes σ1 = σ2 = σ3 = 2.
A ∶=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
1 ⋅ ⋅ ⋅ ⋅ 2⋅ 5 2 ⋅ ⋅ ⋅⋅ 2 3 5 ⋅ ⋅⋅ ⋅ 5 4 ⋅ 1⋅ ⋅ ⋅ ⋅ 2 ⋅
2 ⋅ ⋅ 1 ⋅ 9
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
= ⎡⎢⎢⎢⎢⎢⎢⎣
A1
A2
A3
⎤⎥⎥⎥⎥⎥⎥⎦ ⇔
A1 ∶= ⎡⎢⎢⎢⎢⎣1 ⋅ ⋅ ⋅ ⋅ 2⋅ 5 2 ⋅ ⋅ ⋅
⎤⎥⎥⎥⎥⎦
A2 ∶= ⎡⎢⎢⎢⎢⎣⋅ 2 3 5 ⋅ ⋅⋅ ⋅ 5 4 ⋅ 1
⎤⎥⎥⎥⎥⎦
A3 ∶= ⎡⎢⎢⎢⎢⎣ ⋅ ⋅ ⋅ ⋅ 2 ⋅2 ⋅ ⋅ 1 ⋅ 9
⎤⎥⎥⎥⎥⎦ .
Using the row block sizes σ1 = σ2 = σ3 = 2, a (1× 2)-weight vector w(k) is formed
for each row block matrix Ak.
In this example, all weights are set to 1:
w(1) ∶= [1 1] w(2) ∶= [1 1] w(3) ∶= [1 1] .
Following Equation 3.1, a (3× 6)-weight matrixW is formed by the weight vectors.
W ∶= ⎡⎢⎢⎢⎢⎢⎢⎣
w(1) ⋅ ⋅⋅ w(2) ⋅⋅ ⋅ w(3)
⎤⎥⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎢⎣
1 1 ⋅ ⋅ ⋅ ⋅⋅ ⋅ 1 1 ⋅ ⋅⋅ ⋅ ⋅ ⋅ 1 1
⎤⎥⎥⎥⎥⎥⎥⎦ . ▸
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A row block matrix Ak is encoded using weight vector w(k) to compute a (1 × n)-
checksum vector c(k) as
c(k) ∶= w(k)Ak . (3.2)
The structure of a weight matrixW allows to encode each row block matrix Ak within
a single sparse matrix-matrix multiplicationWA. The generated checksum vectors
form the (m′ × n)-checksum matrix C with
C ∶=WA =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
w(1) 0 ⋯ ⋯ ⋯ 0
0 w(2) ⋱ ⋮⋮ ⋱ ⋱ ⋱ ⋮⋮ ⋱ w(k) ⋱ ⋮⋮ ⋱ ⋱ 0
0 ⋯ ⋯ ⋯ 0 w(m′)
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
A1
A2⋮
Ak⋮
Am′
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
w(1)A1
w(2)A2⋮
w(k)Ak⋮
w(m′)Am′
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦ .
(3.3)
Following Equation 3.2, row k in C contains the checksum vector c(k):
C =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
w(1)A1
w(2)A2⋮
w(k)Ak⋮
w(m′)Am′
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
c(1)
c(2)⋮
c(k)⋮
c(m′)
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦ .
(3.4)
Example 3.2: (Continues Example 3.1)
The weight matrixW is multiplied with A to obtain the (3× 6)-checksum matrix C
following Equation 3.3.
C ∶=WA = ⎡⎢⎢⎢⎢⎢⎢⎣
1 5 2 ⋅ ⋅ 2⋅ 2 8 9 ⋅ 1
2 ⋅ ⋅ 1 2 9
⎤⎥⎥⎥⎥⎥⎥⎦ . ▸
The weight matrixW and the checksum matrix C are used to compute checksums for
the operands Ab and checksums for the result r. An operand checksum vector t is an
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(m′ × 1)-vector that is computed for the operands in a matrix-vector multiplication Ab
as
t ∶= Cb . (3.5)
A result checksum vector t∗ is an (m′ × 1)-vector that is computed for the results of a
matrix-vector multiplication Ab as
t∗ ∶=Wr . (3.6)
Example 3.3: (Continues Example 3.2)
A (3× 1)-operand checksum vector t is computed following Equation 3.5 as
t ∶= Cb = ⎡⎢⎢⎢⎢⎢⎢⎣
1 5 2 ⋅ ⋅ 2⋅ 2 8 9 ⋅ 1
2 ⋅ ⋅ 1 2 9
⎤⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
2
4
3
5
4
1
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
= ⎡⎢⎢⎢⎢⎢⎢⎣
30
78
26
⎤⎥⎥⎥⎥⎥⎥⎦
and a (3× 1)-result checksum vector t∗ is computed following Equation 3.6 as
t∗ ∶=Wr = ⎡⎢⎢⎢⎢⎢⎢⎣
1 1 ⋅ ⋅ ⋅ ⋅⋅ ⋅ 1 1 ⋅ ⋅⋅ ⋅ ⋅ ⋅ 1 1
⎤⎥⎥⎥⎥⎥⎥⎦
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
4
26
42
36
8
18
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
= ⎡⎢⎢⎢⎢⎢⎢⎣
30
78
26
⎤⎥⎥⎥⎥⎥⎥⎦ .
▸
A syndrome vector s is an (m′ × 1)-vector that is computed from the checksum vectors
t and t∗ as
s ∶= t − t∗ . (3.7)
The syndrome vector allows both error detection and localization. If r, A, and b are
related by r = Ab, then the syndrome vector s ∈Rm′×1 is equal to the zero vector 0:
s = 0. (3.8)
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Proof: Equation 3.8 follows from applying Equations 3.3, 3.5, and 3.6 to Equation 3.7:
s ∶= t − t∗ = Cb −Wr = (WA)b −Wr =W(Ab − r)(with r = Ab) ∶ s =W(0) = 0.
◻
Example 3.4: (Continues Example 3.3)
A (3× 1)-syndrome vector s is computed from t and t∗ following Equation 3.7 as
s = t − t∗ = ⎡⎢⎢⎢⎢⎢⎢⎣
30
78
26
⎤⎥⎥⎥⎥⎥⎥⎦−
⎡⎢⎢⎢⎢⎢⎢⎣
30
78
26
⎤⎥⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎢⎣
0
0
0
⎤⎥⎥⎥⎥⎥⎥⎦ . ▸
If a syndrome vector element sk ∈ s is not zero, then the relation between the row block
matrix Ak, the operand vector b and the result block vector rk does not hold:
sk ≠ 0 ⇔ rk ≠ Akb . (3.9)
Proof:
sk = tk − t∗k = [Cb]k − [Wr]k = [C]kb − [W]kr .
Following Equation 3.3, row k in a checksum matrix C is computed as
[C]k ∶= c(k) = w(k)Ak
which allows to write the term [C]kb as
[C]kb = (w(k)Ak)b .
The term [W]kr is computed as
[W]kr = n∑
i=1wk,i ⋅ ri .
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From Equation 2.5 follows that the result vector r is partitioned into block vectors
r1, r2,⋯rm′ such that the block size of rk is equal to the row block size of Ak with
1 ≤ k ≤ m′. Following Equation 3.1, row k in a weight matrixW contains the weight
vector w(k) which is enclosed by zero elements. Since only the multiplication of the
vector w(k) with the row block rk can result in a non-zero result:
[W]kr = n∑
i=1wk,i ⋅ ri = w(k)rk .
The syndrome vector element sk only depends on the relationship between the row
block matrix Ak, the operand vector b and the result block vector rk:
sk = [C]kb − [W]kr = (w(k)Ak)b −w(k)rk = w(k)(Akb − rk) .
Assuming that the weight vectors are not zero, w(k) ≠ 0:
sk ≠ 0 ⇔ Akb − rk ≠ 0 ⇔ rk ≠ Akb .
◻
Since the syndrome vector element sk only relies on the relation between the row block
matrix Ak, the operand vector b and the result block vector rk, errors in the result of
the matrix-vector multiplication r ∶= Ab can be delimited to rk ∶= Akb for which sk ≠ 0.
Example 3.5: Assume that the fourth result element r4 is corrupted during the
matrix-vector multiplication from Example 3.1. The second block vector r′2 contains
the error:
r ∶=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
4
26
42
36
8
18
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
r′ ∶=
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
4
26
42
34
8
18
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
⇔
r′1 = ⎡⎢⎢⎢⎢⎣ 426
⎤⎥⎥⎥⎥⎦
r′2 = ⎡⎢⎢⎢⎢⎣4234
⎤⎥⎥⎥⎥⎦
r′3 = ⎡⎢⎢⎢⎢⎣ 818
⎤⎥⎥⎥⎥⎦
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In the corresponding syndrome vector s, the second syndrome element s2 is not
zero.
s = t∗ − t =Wr′ −Cb = ⎡⎢⎢⎢⎢⎢⎢⎣
30
76
26
⎤⎥⎥⎥⎥⎥⎥⎦−
⎡⎢⎢⎢⎢⎢⎢⎣
30
78
26
⎤⎥⎥⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎢⎢⎣
0−2
0
⎤⎥⎥⎥⎥⎥⎥⎦
With s2 ≠ 0, the error location is delimited to r′2. ▸
When thematrix-vectormultiplication is executed in floating-point arithmetic, rounding
errors can occur that induce small differences between the checksum vector elements
tk and t∗k . To distinguish errors in the magnitude of rounding errors from errors that
may be harmful to the application, each syndrome element sk is compared against a
rounding error bound, which is computed as follows:
Let f l(tk) ∈R and f l(t∗k) ∈R denote the floating-point representations of tk and t∗k . A
rounding error bound vector τ is an (m′ × 1)-vector and its elements τk ∈R are upper
bounds for the maximum difference between the floating-point representations of the
checksums tk and t∗k :
∣ f l(t∗k)− f l(tk)∣ < τk . (3.10)
Section 3.2 below presents an analytical rounding error bound for sparse matrix-vector
multiplications.
3.2 Analytical Rounding Error Bound for Sparse Ma-
trices
Rounding errors create a major challenge for fault tolerance techniques, because these
inevitable errors can cause false positives when checksums are directly compared for
equality. Error detection schemes need to consider the impact of rounding errors as they
typically cause small differences in the checksums. Instead of comparing checksums
directly, the difference between checksums has to be compared to suitable rounding
error bounds τ that cope with such differences. Error bounds τ that are chosen smaller
than the actual rounding error cause false positive error detections and can trigger
unnecessary corrections. Too large bounds τ can lead to undetected errors (i.e., false
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negatives) that may harm the final result in the application. For instance, such errors
may significantly increase execution times or lead to silent data corruption in the case
of iterative solvers [Brone08, Shant11].
An important metric that is used to quantify the rounding error in floating-point
arithmetic is the machine epsilon [Mulle10]. The machine epsilon εM is an upper bound
on the relative error due to rounding for normal numbers in floating point arithmetic.
For directed rounding modes, the machine epsilon εM is computed from the number of
significant digits in a floating-point representation p ≥ 2 (i.e., precision) with
εM ∶= 2−(p−1) . (3.11)
To keep the introduction for the term machine epsilon concise, the interested reader
finds a comprehensive discussion of floating-point arithmetic in Appendix C.
Chowdhury and Banerjee present an analytical rounding error bound [Chowd96]
for dense matrix-vector multiplications that are protected by ABFT as described in
Equations 2.34 to 2.36. This rounding error bound estimates the maximum difference
between the operand and result checksums that is constituted by the accumulation of
rounding errors in the different underlying operations. These operations include the
norms of operand b, checksum vector c (i.e.,wTA) as well as the rows in input matrix A.
Using repeated applications of the triangle inequality, the submultiplicative inequality
and the Cauchy-Schwarz inequality, the authors compose the analytical rounding error
bounds for these operations (i.e., inner products and matrix-vector products) to form
an estimation for the maximum difference between these checksums.
Let A ∈ Rm×n, b ∈ Rn×1 and r ∈ Rn×1 that are related by r = Ab. Besides, let cc
denote the (1× n)-column checksum vector (i.e., wTA) and let εM denote the machine
epsilon. The rounding error bound based on simplified error analysis τSEA is a scalar that
is computed as
τSEA ∶= ((n + 2 ⋅m − 2) ⋅ m∑
i=1 ∥ai∥2 + n ⋅ ∥cc∥2) ⋅ εM ⋅ ∥b∥2 (3.12)
with ∥ai∥2 denoting the norm of the i-th row in matrix A.
The difference between the operand and result checksums is typically smaller for sparse
matrices, because sparse matrices contain a large portion of zero elements which do
not contribute to the rounding error. For this reason, the error bounds derived by this
approach are too loose for sparse problems.
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The presented fault tolerance technique relies on an analytical rounding error bound
for sparse matrix-vector multiplications that is based on the following insight: Instead
of assuming that each block Ak contains non-zero elements in all n columns, the ac-
tual number of non-empty columns n′k is utilized to estimate the maximum difference
between the operand and result checksums. This estimation provides tighter error
bounds since it considers the actual number of elements that contribute to the rounding
error with n′k < n for sparse row block matrices. The presented fault tolerance tech-
nique utilizes the following analytical rounding error bound for sparse matrix-vector
multiplications.
Given A ∈ Rn×n, b ∈ Rn×1 and r ∈ Rn×1. Let A and r be partitioned into m′ blocks
with σk being the number of rows in block k. Letw(k) be the k-th (1×σk)-weight vector
with 1 ≤ k ≤ m′ and let C ∈Rm′×n denote the checksum matrix. Besides, let n′k denote
the number of non-empty columns in row block matrix Ak and let εM be the machine
epsilon. The rounding error bound for sparse matrix operations τ is an (m′ × 1)-vector
and its elements τk are computed as:
τk ∶= ∥b∥2 ⋅ εM ⋅ ((n′k + 2 ⋅ σk) σk∑
i=1∣[w(k)]i∣ ⋅ ∥[Ak]i∥2 + n′k ⋅ ∥[C]k∥2) . (3.13)
To keep this discussion concise, the interested reader finds the derivation of Equa-
tion 3.13 in Appendix D.1.
3.3 Algorithmic Steps
The underlying algorithmic steps of the presented fault-tolerant sparse matrix-vector
multiplication are based on the equations introduced in Section 3.1 above. Given a
sparse matrix-vector multiplication r ∶= Ab, the fault tolerance technique preprocesses
the operation and performs error detection and correction steps in the course of the
original operation.
An overview of the algorithmic steps that are performed for each fault-tolerant sparse
matrix-vector multiplication is shown in Figure 3.1. Operations that can be executed in
parallel to each other are depicted in common rows.
In a preprocessing step, the weight matrixW is computed to encode the input matrix A
following Equation 3.1. Besides, the checksum matrix C is computed as C ∶= WA
following Equation 3.3. The structure of the weight matrixW ensures that each row k
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▲ Figure 3.1 — Overview of the algorithmic steps in the fault-tolerant sparse matrix-
vector multiplication.
in the checksum matrix C contains the column checksums for a specific block Ak. As
discussed in Chapter 2.3.1, different approaches exist to set the weight elements. Unless
otherwise stated, the weight elements are set to 1 following [Brone08,Shant12,Sloan12,
Sloan13]. As a result, the checksum matrix C inherits the sparsity of the input matrix A.
By exploiting this sparsity, this block-based approach reduces the runtime overhead
to detect errors compared to related approaches that rely on traditional ABFT (cf.
Chapter 2.3.1).
In the first step of the fault-tolerant sparse matrix-vector multiplication, the original
operation r = Ab computes the result vector r. Parallel to this operation, the operand
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checksum vector t is computed with t = Cb following Equation 3.5. Each element tk
stores the checksum for k-th block in the original SpMV operation Akb.
The second and third steps compute different error detection variables that are required
to check the results. The operand norm β is computed in the second step, which is
required to determine the rounding error bounds for error detection. After the first
step encoded the operands, new checksums are calculated for the results and stored in
the result checksum vector t∗ ∶=Wr following Equation 3.6. Each element t∗k stores
the checksum for result block rk. The third step computes the syndrome vector s by
calculating the difference between the result checksum vector t∗ and the operand
checksum vector t following Equation 3.7.
To detect errors and delimit error locations, the fourth step compares each element of
the syndrome vector sk against the rounding error bound τk that is computed following
Equation 3.13. During this error detection step, the location of errors is determined by
the portion of result blocks k for which the syndrome exceeds the corresponding round-
ing error bound. These blocks contain at least one erroneous element. To correct these
errors, these erroneous blocks are recomputed in the fifth step. Instead of recomputing
the original SpMV operation completely, this error correction scheme recomputes this
operation only partially in case of errors.
3.4 Error Detection and Correction
The error detection steps are prepared by encoding an input matrix A using a weight
matrixW following Equation 3.1. The structure of the weight matrix (i.e., the location
of non-zero weights in the matrix) ensures that the matrix A is encoded with respect
to its partitioning for each of the m′ row block matrices A1,A2,⋯,Am′ . The resulting
checksums are combined in the checksum matrix C that is computed in a sparse matrix-
matrix multiplication C ∶=WA. The checksum matrix C has to be computed for each
input matrix A only once. Further matrix-vector multiplications using matrix A can
reuse the already computed checksum matrix C. Besides, the structure of the weight
matrix ensures that each row in the checksum matrix [C]k contains the checksums for
the corresponding row block matrix Ak. The checksum matrix C allows to compute the
operand checksums in a single additional SpMV operation which results in the operand
checksum vector t ∶= Cb. After the computation of the original operation r = Ab, result
checksums t∗ are computed by t∗ ∶=Wr. The structure of the weight matrix divides
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the result vector r into m′ vector blocks rk (i.e., rk = Akb) during the computation of
result checksums t∗.
The error detection steps compute syndrome vector elements following Equation 3.7 as
sk ∶= t∗k − tk and evaluate them against rounding error bounds τk following Equation 3.13
to determine error locations already during error detection. According to Equation 3.8,
the checksum vectors t and t∗ are equal aside from rounding errors in the error-free
case. The difference between these checksum vectors constitutes the syndrome vector
s = t − t∗ which is used to detect errors. Each syndrome element sk is compared against
its corresponding rounding error bound τk to distinguish errors in the magnitude of
the rounding errors from errors that may be harmful to the application.
In case of errors, the fault tolerance technique recovers from errors by recomputing the
original SpMV multiplication partially. Compared to recomputing the entire original
operation or performing additional error localization steps, this approach induces low
runtime overhead.
Parallel to the detection of errors, errors are located by determining the set of result
vector blocks rk for which the syndrome vector elements sk exceed the corresponding
round error bound τk. Errors are corrected by recomputing such erroneous blocks rk
with
rk = Akb for ∣sk∣ > τk . (3.14)
Multiple erroneous row blocks {ri, r j, ...} are corrected by recomputing each block
individually.
In high error rate scenarios, additional errors can occur during error detection and
correction steps. To avoid the propagation of such errors to the application, the error
detection steps can be repeated after the error correction steps finished. This error
detection and correction cycle is repeated until all checksum invariant violations are
resolved.
However, in case of false positive error detections, infinite loops can occur as the
underlying result and checksum values will not change during error detection and
correction cycles. Such infinite loops can be avoided by storing the computed checksum
vectors t and t∗ after error detection and comparing new checksum vectors to these
previously computed checksum vectors. As the impact of false positive errors on the
checksums will typically not change between succeeding error detection events, the
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error detection and correction cycle is stopped, if succeeding checksums do not change.
At the same time, errors caused by transient events are still detected reliably as these
errors typically affect succeeding checksums to different extents.
3.5 Computational and Memory Overhead
The SpMV multiplication r ∶= Ab with A ∈Rn×n has a runtime complexity of O(NNZ )
with NNZ being the number of non-zero elements in matrix A. With NNZ ≈ n, this
SpMV operation can be of linear complexity (i.e., O(NNZ) ≈ O(n) and NNZ ≪ n2).
The memory requirement is constituted by the number of non-zero elements NNZ in
matrix A, the number of elements in the operand vector b with n elements and the
number of elements in the result vector r with n elements.
Both the computational andmemory overhead induced by this fault-tolerance technique
depends on the number of row block matrices m′ into which the original matrix A
is divided. During preprocessing, the m′ × n-weight matrix W with n elements is
multiplied with the n × n-input matrix A with NNZ elements to obtain the m′ × n
checksum matrix C. The runtime complexity for the preprocessing step is O(NNZ).
While the space complexity for the weight matrixW is O(n), the space complexity
for the checksum matrix C depends on the block sizes σk and the distribution of the
non-zero elements in matrix A. Let max (n′) be the maximum number of non-zero
columns in the row block matrices Ak, then the space complexity for the checksum
matrix C isO(m′ ⋅max (n′)). The actual number of non-zero elements in the checksum
matrix C ranges from n for m′ = 1 to NNZ for m′ = n.
Both the weight matrix W and the checksum matrix C have to be computed only
once for each input matrix A. For this reason, applications that reuse the input matrix
A repeatedly achieve even larger benefits from this fault tolerance technique. An
important class of such applications are iterative solvers that typically dominate the
runtime for many scientific applications.
The error detection steps have a runtime complexity ofO(m′ ⋅max (n′))+O(n)which
is independent of the number of errors. During error detection, the operand checksum
vector t is computed with t ∶= Cb, which has a runtime complexity ofO(m′ ⋅max (n′)).
The result checksum vector t∗ is computed with t∗ ∶= Wr, which has a runtime
complexity of O(n), since the weight matrixW contains at most n non-zero elements.
The computation of the operand vector norm β ∶= ∥b∥2 has a runtime complexity
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ofO(n). Computing and comparing the syndrome vector elements sk with the rounding
error bounds τ has a runtime complexity of O(m′). Each rounding error bound τk is
computed with a runtime complexity ofO(1). The space complexity for error detection
steps is constituted by the number of elementsm′ in the syndrome vector bwithO(m′).
The runtime complexity to correct errors depends on the number of non-zero elements
in those row blocks {rk, ri, ...} in which an error was detected. With NNZ k being the
number of non-zero elements in block Ak, the runtime complexity to correct errors for
rk is O(NNZ k). If all blocks are affected, then the runtime complexity for correction
is at most O(NNZ), which corresponds to the runtime complexity of the original
operation. Errors typically affect only a small part of the result vector elements even
under high error rates. For this reason, the average expected runtime complexity for
error correction is O(NNZ k).
The total memory overhead to detect and correct errors is n +m′ ⋅ (4 +max (n′))
elements which are constituted by the m′ × n-weight matrixW (i.e., n elements), the
m′×n checksummatrixC (i.e.,m′ ⋅max(n′) elements), the operand and result checksum
vectors as well as the syndrome vector with m′ elements each.
The number of blocks m′ is an important parameter that determines both the runtime
overhead as well as the error coverage. With larger blocks, the runtime overhead
for error detection is reduced as the checksum matrix C contains fewer rows which
reduces the runtime for computing t (i.e., t = Cb). However, in case of errors, the
runtime overhead to correct errors increases as the row block matrices Ak contain more
elements. At the same time, the error coverage can decrease as errors are more likely
to be masked by larger rounding errors in the computation of checksums.
With the linear operations being computed on parallel hardware, the number of sequen-
tial steps dominates the runtime. While large blocks reduce the runtime to compute
the operand vector t, the runtime to compute t∗ increases. Each element t∗k is com-
puted as an inner product which is typically implemented as a reduction on parallel
computer architectures [Gallo15, p. 18]. With increasing number of elements in each
inner product, the number of sequential reduction steps increases. At the same time,
smaller blocks result in larger checksum matrices C but reduce the runtime to compute
the result checksum vector t∗.
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Efficient Fault Tolerance for the
Conjugate Gradient Solvers
This chapter presents a fault tolerance technique for the Conjugate Gradient solvers
that detects and corrects errors [Schol15], for instance, caused by transient events. The
presented technique is suitable for both the CG and the PCG solver as the underlying
assumptions are independent of the utilized preconditioning operations. A major
challenge in achieving high runtime efficiency is to find an error detection scheme with
low runtime overhead and high error coverage. In case of errors, a high error coverage
allows low detection and correction latencies which reduces the number of additional
iterations required to converge to a correct solution.
The presented approach exploits the property that arbitrary successive iterations in
these solvers are related to each other by different inherent relations (cf. Equations 2.16
to 2.18 in Chapter 2.1.2). The convergence of these solvers and the correctness of the
final result is ensured, if those relations are maintained throughout the whole execution.
By evaluating these relations at runtime to detect and correct errors, repetitions of
complete executions are avoided. The underlying error detection criteria are derived
from these relations using only operations that induce low overhead compared to the
original operations in the solvers. Since expensive operations like sparse matrix-vector
multiplications are not required, this error detection scheme is very efficient. At the
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same time, the runtime overhead for error detection scales favorably with increasing
number of non-zero elements in the input matrix. As the underlying relations are
satisfied for arbitrary iterations in a solver execution, the induced runtime overhead
can be further reduced by periodically evaluating these criteria. The error correction
scheme of the proposed fault tolerance technique reduces the overhead to restore the
solver execution by identifying the degree of corruption and trading off three different
correction methods against each other. Whenever possible, online corrections (i.e.,
roll-forward recovery) are preferred to two different roll-back schemes.
As Chapter 2.3.2 discussed at the example of related works like [Brone08, Shant11],
the Conjugate Gradient solvers are still vulnerable to transient effects. Even single
errors can degrade the solver performance by factors of up to 200x and cause silent
data corruptions in which the derived solution may not satisfy the original problem
Ax = b, despite apparent convergence. Different fault tolerance approaches were
presented in the related work that tackle the vulnerability of these solvers with different
strategies. One approach is to repeat the solver execution if the computed solution x
does not satisfy the original problem Ax = b. However, this approach waits until the
solver converged to a solution before errors are detected. While different approaches
detect errors at runtime, they induce significant runtime overheads since they rely on
additional expensive matrix-vector multiplications or perform additional inner products
after each solver iteration to detect errors. Besides, some approaches solely rely on
traditional checkpointing techniques, which induce high cost in recomputing erroneous
results compared to immediate correction approaches.
The presented fault tolerance technique is discussed in this chapter as follows. Sec-
tion 4.1 below introduces the formal background for this technique. The following
Sections 4.2 and 4.3 discuss the underlying error detection and corrections schemes.
Section 4.4 presents an overview of the corresponding algorithmic steps. Finally, this
chapter is concluded by a discussion on the runtime and memory overhead in Sec-
tion 4.5. This fault tolerance technique is evaluated in Chapter 7.5 by experimental
results.
4.1 Method Overview
As discussed in Chapter 2.1.2, the Conjugate Gradient methods solve linear systems of
the form Ax = b with A ∈ Rn×n, x ∈ Rn, and b ∈ Rn iteratively. In the following, the
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solver iterations are denoted by i, j, and k.
The presented fault tolerance technique instruments the Conjugate Gradient solvers by
additional operations that periodically check for errors and generate checkpoints. The
error detection scheme evaluates two different criteria, which are referred to as lambda
and sigma error checking criteria below.
The error checking interval t determines the number of iterations that are executed
between two successive error detection iterations. For two solver iterations k and i,
with k ≠ i, the lambda and sigma error checking criteria are periodically evaluated with
k = i + t with t ≥ 1 . (4.1)
The lambda error checking criterion relies on the periodic computation of two check-
sums. Let p(i) ∈Rn be the search direction in iteration i.
A lambda checksum λ(i) is a scalar that is computed in iteration i as
λ(i) ∶= bTp(i) . (4.2)
The sigma checksum σ(i) is a scalar that is computed in iteration i as
σ(i) ∶= ∥p(i)∥2 . (4.3)
During the execution of the Conjugate Gradient solver, the following equations hold,
which describe inherent relations between different solver iterations. Let w(i) ∈Rn be
the result of Ap(i) in iteration i. Besides, let x(k) ∈ Rn be the intermediate result in
iteration k. The lambda checksum relation holds for λ(i), w(i), and x(k) in an error-free
scenario:
x(k)Tw(i) = λ(i) for k > i . (4.4)
Proof: Let i and k denote two different iterations in a Conjugate Gradient solver with
k > i. Following Equation 2.17, the residual vector r(k) is orthogonal to each preceding
search direction vector p(i) in the error-free case with
r(k) ⊥ p(i) ⇐⇒ r(k)Tp(i) = 0 if k > i. (4.5)
At the same time, r(k) and the intermediate result x(k) are related by
r(k) = b − Ax(k) (4.6)
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Combining equations 4.5 and 4.6 leads to:
(b − Ax(k))Tp(i) = 0
The left-hand side can be rewritten to:
(b − Ax(k))Tp(i) = bTp(i) − x(k)T(Ap(i))
Since the result of Ap(i) is computed asw(i) in iteration i, it can be replaced as follows
(b − Ax(k))Tp(i) = bTp(i) − x(k)Tw(i)
Finally:
x(k)Tw(i) = bTp(i)
With λ(i) ∶= bTp(i):
x(k)Tw(i) = λ(i) for k > i .
◻
Let r(k) ∈ Rn be the residual vector in iteration k and let p(i) ∈ Rn be the search
direction vector in iteration i. The sigma checksum relation holds for r(k), and p(i) in
an error-free scenario:
r(k)Tp(i) = 0 for k > i. (4.7)
Proof: Let i and k denote two different iterations in a Conjugate Gradient solver with
k > i. Following Equation 2.17, the residual vector r(k) is orthogonal to each preceding
search direction vector p(i) in the error-free case with
r(k) ⊥ p(i) ⇐⇒ r(k)Tp(i) = 0 for k > i.
◻
In floating-point arithmetic, the normalized form of Equation 4.7 is evaluated and
r(k) ⊥ p(i) ⇐⇒ r(k)Tp(i)∥r(k)∥2∥p(i)∥2 ≈ 0 for k > i. (4.8)
Following Equation 4.3, σ(i) ∶= ∥p(i)∥2
r(k)Tp(i)∥r(k)∥2 ⋅ σ(i) ≈ 0 for k > i . (4.9)
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4.2 Error Detection
In each solver iteration, the Conjugate Gradient methods update three vectors, namely
the residual vector r(k), the search direction vector p(k) and the intermediate result x(k).
Over the course of a solver execution, the residual and search direction vectors affect
each other, which allows to detect errors by checking relations between these vectors
for successive iterations. As summarized in Chapter 2.1.2, the orthogonality properties
in Equations 2.16 to 2.18 and the residual property in Equation 2.10 must be satisfied to
ensure convergence to a correct result. Errors that are caused by transient events, for
instance, corrupt these relations and become therefore detectable. Thus, the periodic
evaluation of these relations ensures to detect errors that are harmful for the Conjugate
Gradient solvers. The orthogonality relations are constituted by the A-orthogonality be-
tween search directions {p(0), p(1), ..., p(N)} of successive iterations with p(i) ⊥ Ap(k)
for k ≠ i. Checking the A-orthogonality itself is not feasible, as the periodic evaluation
of the required sparse matrix-vector operation induces significant runtime overhead.
To detect errors with low runtime overhead, the Conjugate Gradient solvers are instru-
mented to evaluate the lambda and sigma error checking criteria periodically at the error
checking interval t. To check these criteria for error detection, inner products with a
linear complexity of O(n) are performed. As the runtime complexity of the Conjugate
Gradient solvers depends on the number of non-zero elements NNZ in matrix A, the
runtime overhead for error detection decreases with increasing NNZ.
The σ-criterion in Equation 4.7 detects errors that affect at least the residual vectors r(k)
by evaluating the orthogonality between successive residual and search direction vec-
tors. The intermediate results x(k) are not related to any other vector by an orthogonality
relation. Instead, these vectors are related to the residual vector r(k) by r(k) = b− Ax(k)
following Equation 2.10. The evaluation of this residual relation to detect errors in x(k)
induces significant runtime overheads since it relies on an additional matrix-vector
multiplication. The λ-checking criterion in Equation 4.4 is derived from combining
this residual relation and orthogonality relation between residual and search direction
vectors to avoid this matrix-vector multiplication. In accordance with the σ-checking
criterion, the λ-checking criterion only relies on inner products. Errors that affect
the search directions p(k) become also detectable in this criterion as the intermediate
results x(k) are updated using the search directions.
An error detection step is typically not necessary after each iteration as even high
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error rates do not affect complete sets of iterations in a solver execution, but only
small subsets. Additionally, the error checking criteria do not require to evaluate the
relations between directly successive iterations (i.e., k = i + 1), which allows to reduce
the runtime overhead by increasing the error checking interval t. While large error
checking intervals t allow low runtime overheads by reducing the number of error
detection steps, they also can cause a low error coverage. At the same time, small error
checking intervals t can enable a high error coverage, but also induce large runtime
overheads. To provide a method that determines optimal error checking intervals t
that provide minimum solver execution runtime, Z. Chen [Chen13] investigated the
dependency between error rates (i.e., the number of expected errors per second), the
runtime overhead to obtain correct results, and the selected error checking interval t.
The Conjugate Gradient solvers are typically executed using floating-point arithmetic
which is prone to rounding errors. Since rounding errors can cause small differences in
the checksums, all checksums are evaluated against a user-defined threshold τ to avoid
false positive error detections.
Let f l(a) and f l(b) denote the floating-point representations of checksums a ∈R and
b ∈ R that are related by a = b. The rounding error threshold τ ∈ R is a scalar that is
used to evaluate the identity between checksums a and b. The identity a = b is evaluated
in floating-point arithmetic as
∣ f l(a)− f l(b)∣ < τ . (4.10)
4.3 Error Correction
If errors are detected during the execution of a Conjugate Gradient solver, error correc-
tion steps are required to ensure convergence and eventually a correct result. A direct
approach for error correction is repeating the complete solver execution until a correct
result is obtained. However, this approach can induce significant runtime overheads as
the solvers may require an increased number of iterations to converge in case of errors.
To correct errors, the Conjugate Gradient solvers are instrumented with an adaptive
error correction scheme that identifies the extent of the detected error and trades off
three different correction methods against each other. By selecting a suitable error
correction scheme, this method allows low runtime overheads by reducing the number
of additional iterations to achieve convergence with a correct result.
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In case of a detected error, an online correction is performed if the error did not increase
the distance between the solution x and the current approximation vector x(k) compared
to the last recorded checkpoint. Otherwise, the error recovery scheme performs a
complete roll-back, if such a correction is not advantageous and therefore avoids complete
recomputations of the solver. If the utilized checkpoint appears to be corrupted by, for
instance, latent errors, a corrective roll-back is performed to avoid endless loops.
Identifying Degrees of Corruption for Detected Errors
Errors can cause additional solver iterations and silent data corruptions. At the same
time, errors also can also take an apparently corrupted intermediate result x(k) closer
to the actual solution x. If the residual r(k) in the intermediate result x(k) is closer to
zero compared to the residual in the intermediate result r(i) of a checkpoint, then x(k)
is likely to be closer to the exact solution than x(i) with
∥r(k)∥2 ≤ ∥r(i)∥2⇐⇒ ∥b − Ax(k)∥2 ≤ ∥b − Ax(i)∥2 (4.11)
In such a case, it is promising to continue the solver execution using x(k) as it is likely
for the solver to require fewer additional iterations to converge compared to a roll-back
recovery. Otherwise, if the residual r(k) in the intermediate result x(k) is larger than r(i),
then a roll-back to iteration i is more promising to induce fewer iterations. The details
of online correction, complete roll-back and corrective roll-back are presented below.
A prerequisite to compute the residuals is the absence of floating-point exceptions such
as NaN and Inf (cf. Appendix C.3) in the underlying vector elements of the intermediate
result vector x(k). Such elements are replaced by randomly selected elements in the
vector that are free of floating-point exceptions. In case that the complete vector x(k)
contains floating-point exceptions, all elements are set to 0.
Online Correction
An erroneous iteration k is corrected if the continuation using x(k) is promising to
converge in fewer iterations compared to a roll-back to the last checkpoint. Online
correction re-establishes the residual and orthogonality relations for successive iterations
after iteration k. The following steps are performed for correction: First, the residual
r(k) is recomputed in the approximation x(k) as r(k) ∶= b − Ax(k). Second, the search
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direction p(k) is computed using the preconditioned residual p(k) ∶= M−1r(k) for PCG
and using the residual p(k) ∶= r(k) for CG.
Complete and Corrective Roll-back
Both roll-back schemes rely on the periodic creation of checkpoints in which the
vectors x(k), p(k), and r(k) are written to a fault-tolerant storage (e.g., ECC-protected
memory [Mitta16b]). During complete roll-back recovery, the stored values are copied
to the data elements of the current iteration.
Corrective roll-back recovery is performed, if a certain checkpoint is used more than
once for error recovery. A checkpoint is periodically created when no error is de-
tected. However, latent errors can propagate to such checkpoints as they may remain
undetected until a succeeding error detection step. Rolling back to a checkpoint that
contains a latent error can cause endless loops as the solver may be rolled back to
the affected checkpoint repeatedly. Therefore, a corrective roll-back is applied when
the solver was rolled back to a certain checkpoint before. In this case, only the stored
approximation x(i) is restored and the remaining vectors are corrected according to
x(i). The residual r(k) is recomputed in the approximation x(k) as r(k) ∶= b − Ax(k) and
the search direction p(k) is set to the preconditioned residual p(k) ∶= M−1r(k) for PCG
and the residual p(k) ∶= r(k) for CG, respectively. Afterwards, the solver execution is
continued for both roll-back techniques.
4.4 Algorithmic steps
Figure 4.1 shows the algorithmic steps of aConjugate Gradient solver that is instrumented
by the presented fault tolerance technique. These steps are suitable for both the
Conjugate Gradient Solver and the Preconditioned Conjugate Gradient Solver and are
not affected by the underlying preconditioning operations. The first two steps comprise
the preparation of the solver and the computation of a solver iteration which together
form the operations in the original solver algorithm (cf. Chapter 2.1.2).
Steps 3 to 6 are added to establish fault tolerance. The presented error detection scheme
is performed in the third step. If no error is detected, then a checkpoint is periodically
generated in a fault-tolerant storage (e.g., ECC-protected memory [Mitta16b]). Both
error detection criteria, lambda and sigma are periodically computed in the fifth step.
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▲ Figure 4.1 — Overview of the algorithmic steps in a fault-tolerant (Preconditioned)
Conjugate Gradient Solver.
If no errors are detected, then the solver execution is continued. In case of errors, the
adaptive error recovery scheme selects the most promising technique in the sixth step,
namely online correction, complete roll-back and corrective roll-back.
4.5 Computational and Memory Overhead
The presented fault tolerance technique protects the Conjugate Gradient solvers, CG
and PCG, that have a runtime complexity of O(NNZ ⋅√κ(A)) with NNZ being the
number of non-zero elements and with κ(A) being the condition number in matrix A
(cf. Chapter 2.1.2). The memory requirement is constant during the solver execution
as the vectors and scalars from previous iterations can be overwritten. The memory
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complexity of the CG solver is O(NNZ) while it can be larger for the PCG solver as
this technique depends on the memory complexity of the utilized preconditioner.
To gain a more realistic insight into the runtime overhead that is induced by the
presented technique, it is more feasible to consider the runtime of single iterations as
the underlying error detection and correction steps are applied periodically in error
checking intervals t. The runtime of a single iteration is typically dominated by a sparse
matrix-vector multiplication with runtime complexity O(NNZ). In the PCG solver, the
single iterations can be dominated by the preconditioner depending on the underlying
preconditioning operations, which can include additional matrix-vector operations or
invocations of different solvers [Benzi02].
The error detection scheme of the presented technique is dominated by the periodic
computation of four additional inner products, which induce a runtime overhead with
linear complexity of O(n). Assuming sparse matrix-vector multiplications to be the
most dominant operations in the solver iterations, the runtime overhead and the scaling
behavior depend on the number of non-zero elements NNZ in the underlying matrix.
Compared to the original solver runtime, the runtime overhead induced by this error
detection scheme typically decreases with increasing NNZ.
The error detection steps require some memory to store the periodically computed
scalars λ and σ that induce a constant memory complexity ofO(1). The corresponding
memory requirement remains constant throughout the whole solver execution as the
scalars from previous error detection steps can be overwritten. The error correction
steps rely on periodically created checkpoints that contain three vectors. For this
reason, the memory complexity of the error correction step is linear with O(n) and
is not dependent on the number of solver iterations as previous checkpoints can be
overwritten.
When an error is detected, the presented adaptive error correction scheme compares
the residual r(k) of the current iteration with the residual in the checkpoint r(i) to select
a suitable error correction procedure. The computation of the residual r(k) requires one
additional matrix-vector multiplication with runtime complexity O(NNZ).
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Enabling the
Conjugate Gradient Solvers on
Approximate Computing Hardware
This chapter presents a technique that enables the execution of the Conjugate Gradient
solvers using approximate hardware to achieve energy efficiency gains while still ensur-
ing correct solver results [Schol16b]. A major challenge of executing these solvers in the
presence of approximation errors is constituted by the tight accuracy demands imposed
by the scientific and engineering domains on the result quality. For this reason, different
approximation techniques are rendered unsuitable that relax the result accuracy for
efficiency gains including task skipping techniques like loop perforation (cf. Chapter 2.4).
These tight accuracy demands also prohibit unadaptable approximation techniques
that exploit single degrees of precision (e.g. relying on single approximate hardware
designs). Additional solver iterations with increased precision can be required to obtain
correct results that can cancel out the gained energy savings. At the same time, differ-
ent application components typically exhibit different sensitivities to approximation
errors, which demand careful adaption of the approximation according to the currently
executed component [Chipp13]. Iterative solvers like the Conjugate Gradient solvers
additionally exhibit an error resilience that may also change over time [Zhang14a].
84 Chapter 5 ● Enabling the Conjugate Gradient Solvers on Approximate
Computing Hardware
Instead of relying on single precision degrees, the presented technique exploits ap-
proximate hardware that offers different approximation levels (e.g. different degrees of
precision with certain numbers of precise bits), which are exchanged according to the
changing error resilience. Reduced energy demands and correct results are achieved
by dynamically evaluating the underlying error resilience in these solvers. This error
resilience evaluation is not only performed effectively, but also highly efficiently.
The presented technique is based on the insight that the error resilience can be estimated
from the solution progress with low runtime and energy overhead. Such estimations are
translated to approximation levels that are periodically evaluated by the fault tolerance
technique presented in Chapter 4. This fault tolerance technique is instrumented to
detect and correct harmful approximation errors, which ensures low iteration over-
heads to obtain correct results. In a typical solution progress, the update steps are being
refined over the course of iterations k which therefore become increasingly sensitive to
approximation errors. While early iterations often allow a certain degree of approxima-
tion as long as the general direction towards the solution is maintained, the induced
degree of approximation needs to be reduced as the intermediate results x(k) approach
the solution x. The degree of error resilience to certain approximation errors can be
different for different matrices which demands to calibrate this estimation process to
changing input matrices. An analysis method is presented that allows this calibration,
which is based on recent investigations on the rounding error accumulation behavior
in the Conjugate Gradient Solvers [Cools16].
As Chapter 2.5.1 discussed, different related techniques were proposed that focus on spe-
cific tasks in the scientific computing domain like Cholesky decompositions [Schaf14],
eigendecompositions [Zhang15a], and computing inverse matrix p-th roots [Lass17].
The approach in [Zhang14a] proposes to begin iterative methods using the lowest avail-
able degree of precision which is increased if the underlying optimization function E(x)
is violated between iterations. The optimization function for the systems of linear
equations Ax = b isminx E(x) ∶= 12xTAx − xTb with E′(x) = Ax − b [Saad03]. Since
the Conjugate Gradient methods do not explicitly compute the optimization function
E(x) during the solver execution, runtime overheads can be induced by additional eval-
uations of this functions. Such runtime overheads can be significant, as the optimization
function relies on expensive matrix operations.
The presented technique is discussed in this chapter as follows. Section 5.1 presents
the formal background for the presented technique. Section 5.2 discusses the details
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of the error resilience estimation and evaluation steps. The algorithmic steps of the
technique are discussed in Section 5.3. Section 5.4 presents and discusses a method
that allows to calibrate the error resilience estimation process. This chapter concludes
with a discussion on the runtime and memory overhead in Section 5.5. The presented
technique is evaluated in experimental results in Chapter 7.7.
5.1 Method Overview
As discussed in Chapter 2.1.2, the Conjugate Gradient solvers successively minimize the
distance constituted between the initial guess x(0) and the solution of the underlying
equation Ax = b, namely x over time. In the following, it is assumed that A ∈ Rn×n,
x ∈Rn, and b ∈Rn.
The update vector u(k) ∈Rn is the vector between an intermediate result x(k) ∈Rn in
iteration k of a Conjugate Gradient solver and its predecessor in iteration k − 1 with
u(k) ∶= x(k) − x(k−1) . (5.1)
As intermediate results are constructed from preceding intermediate results x(k) with
x(k+1) ∶= x(k) + α(k)p(k), the update vectors u(k) can also be computed as
u(k) = x(k) − x(k−1)= x(k−1) + α(k−1)p(k−1) − x(k−1)
u(k) = α(k−1)p(k−1) (5.2)
with p(k−1) ∈Rn being the search direction vector in iteration k−1.
The Conjugate Gradient solvers are resilient to a certain degree of approximation as long
as the general direction towards the solution is maintained over the course of iterations.
As the intermediate results x(k) approach the solution x over time, the induced degree
of approximation needs to be reduced as the update vectors are increasingly being
refined (i.e., ∥u(i)∥2 < ∥u(k)∥2 for i > k) and therefore become increasingly sensitive to
approximation errors. The presented technique relies on an error resilience estimation
scheme that guides the induced approximation along the solving progress that is reflected
in the update vector length between successive iterations.
Figure 5.1 shows two examples (cf. Section 7.1) for PCG executions with applied
Jacobi-Preconditioner. The update vector length ∥u(k)∥2 range within several orders
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of magnitude before converging to a correct result. At the same time, these examples
show that such update vectors are typically large during the first solver iterations and
approach zero when the solver converges to the solution.
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▲ Figure 5.1 — Comparison of update vectors u(k) and residuals δ(k) at runtime for
two input matrices A.
As summarized in Chapter 2.1.2, the Conjugate Gradient solvers require the search
directions of successive iterations to be A-orthogonal to ensure convergence to a correct
result. Following Equation 5.2, the update vectors u(k) are computed by scaling the
corresponding search directions p(k−1) using the scalar factor α(k−1). For this reason,
the A-orthogonality also applies to the update vectors u(k) with
u(i)Au(k) = 0 for k ≠ i . (5.3)
The Conjugate Gradient solvers are becoming increasingly sensitive for smaller update
vectors since the update direction is now increasingly altered by approximation errors
which can violate the A-orthogonality between successive update vectors. Checking the
A-orthogonality periodically is not a feasible solution, as the evaluation of the required
matrix-vector multiplication induces significant runtime and energy overhead that may
cancel the achieved efficiency gains. Instead, the impact of approximation errors on
the update vector directions u(k) can be estimated to guide the approximation with low
overhead.
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When an approximation technique is applied to a solver execution in floating-point
arithmetic, then both rounding and approximation errors accumulate in the underlying
solver data over the course of solver iterations. Therefore, the error resilience of the
Conjugate Gradient solvers in iteration k is determined by the maximum approximation
error accumulation which is not violating the inherent solver convergence invariants.
The presented technique exploits the insight that the accumulation of approximation
errors can be estimated from the residual δ(k) (i.e., δ(k) ∶= ∥r(k)∥2 = ∥b − Ax(k)∥2,
cf. Equation 2.10), which allows low overhead in evaluating the error resilience. For
floating-point arithmetic with machine epsilon εM, Cools et al. [Cools16] investigated
the rounding error accumulation process and presented a mathematical method to
determine error accumulation limits by tracking the residual δ(k) over time. Based on
this investigation, the presented technique estimates the error resilience and adapts an
underlying precision-configurable approximation technique accordingly. Compared to
evaluating the update vector length ∥u(k)∥2, which requires additional inner products,
monitoring the residual δ(k) induces favorably low overhead as this value is inherently
computed by the Conjugate Gradient solvers in each iteration.
Precision-configurable approximation techniques typically provide a finite number of
configurations, which are called approximation levels below. The set of approximation
levels is denoted by L and
L ∶= {li ∣ i ∈ {1, ...,n}} (5.4)
with li denoting an approximation level that corresponds to a specific configuration of
the approximation technique.
Using the number of approximation levels n, the presented technique decomposes the
value range for the residual δ(k) into n intervals
[0, ρ1), [ρ1, ρ2), [ρ2, ρ3), ⋯ [ρn,∞) . (5.5)
As a result of this decomposition, each residual δ(k) is an element of one interval[ρi, ρi+1). To reflect the increasing demand for precision by the Conjugate Gradient
solvers as they approach the solution, each interval comprises a specific range of
residual values for which a certain approximation level is utilized. At runtime, an
approximation level step function H(δ(k)) is evaluated to determine the approximation
level li ∈ L for the residual δ(k) in iteration k.
H(δ(k)) ∶ [0,∞) → L . (5.6)
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For a given residual δ(k), the function H(δ(k)) provides the corresponding approxi-
mation level li with respect to the underlying interval δ(k) ∈ [ρi, ρi+1). To satisfy the
increasing demand for precision as the solver approaches the solution, this function
maps large residuals (e.g. close to the residual in the first iteration δ(0)) to approxima-
tion levels li with low precision while smaller residuals are mapped to approximation
levels with increasing precision. While this function can be defined as a user-defined
lookup table, Section 5.4 below presents a technique to determine this function for
specific input matrices A based on analyzing the approximation error accumulation.
The monitoring of δ(k) and the computation H(δ(k)) induces very low performance
and energy overheads since only scalar operations are required.
5.2 Evaluation of the Estimation
Estimation errors can lead to selecting approximation levels li that are too aggressive
and violate the inherent convergence relations. Without reconfiguring the underlying
approximation technique to provide increased precision, wrong results can be obtained
despite apparent convergence of the solver while the compute efficiency gain can be
canceled by additional iterations to obtain correct results. This scenario can occur when
the step function H(δ(k)) does not exactly represent the underlying error resilience,
which can be caused by selecting a different initial guess vector x(0) or by applying the
step function H(δ(k)) to a different linear system A′x = b′.
The approximation level that is applied in solver iteration i is computed by adding an
offset o ∈ N0 to the result of H(δ(k)). The offset function O ∶ L ×N0 → L maps the
result of the step function H(δ(k)) to an approximation level with increased precision.
For an offset o(k) in iteration k, the offset function computes the approximation level in
solver iteration k (i.e., l(k) ∈ L) as
l(k) ∶=O (H(δ(k)), o(k)) = li−o (5.7)
such that the approximation level li−o provides increased precision compared to ap-
proximation level li.
The offset o(k) is adapted by the fault tolerance technique presented in Chapter 4.
The introduced approximation errors are periodically evaluated by the fault tolerance
technique to detect and correct approximation errors that are too harmful for the solver
execution. This fault tolerance technique ensures correct solver results by periodically
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evaluating the inherent solver convergence relations. At the same time, this technique
induces only low energy and runtime overheads since it avoids expensive operations.
In case of a violation, this fault tolerance technique reestablishes the inherent solver
relations by performing error correction steps as explained in Chapter 4.3. Afterwards,
the offset is incremented to continue the solver execution with increased precision.
If the result of the step function H(δ(k)) suggests to increase the underlying precision
over the course of the solver iterations, then this offset is decremented again. As a
result, the utilized approximation level and underlying precision remain unchanged in
scenarios inwhich the offset is larger than zero. This offset reduction avoids unnecessary
compute efficiency reductions by maintaining the maximum degree of approximation
which does not harm the convergence to correct results. At the same time, unsuitable
offset reductions are detected and corrected by the periodically evaluated fault tolerance
technique.
5.3 Algorithmic Steps
Figure 5.2 shows the presented technique for the Conjugate Gradient solvers. This
technique enables the Conjugate Gradient solvers for approximate computing by in-
strumenting the underlying algorithm by additional steps that periodically estimate
the error resilience, select a corresponding approximation level and evaluate such selected
levels.
The first step comprises the preparation of the solver algorithm which is constituted
by the original solver preparation steps (cf. Chapter 2.1.2). In the second step, the
approximation level l(k) is periodically determined based on estimating the current
error resilience in iteration k. Using this approximation level l(k), a solver iteration is
computed in the third step. Afterwards, the approximation level is evaluated periodically
in the fourth step by the fault tolerance technique presented before in Chapter 4. If the
approximation level is too aggressive (i.e., the underlying precision is unsuitable for
solver convergence), the inherent convergence invariants of the Conjugate Gradient
solvers are violated, which is detected by the fault tolerance technique as an error.
In such a case, an offset is introduced in the fifth step which ensures that the solver
iterations are continued using lower approximation levels with increased precision.
Besides, a valid solver state is recovered by performing the error correction scheme of
the fault tolerance technique.
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▲ Figure 5.2 — Overview of the presented technique for the Conjugate Gradient
Solvers.
5.4 Calibrating the Approximation Estimation
Process
This section presents a method to determine approximation level step functions H(δ(k))
that ensure energy-efficient executions of the Conjugate Gradient solvers using approx-
imate computing hardware. As the step functions H(δ(k)) are based on estimating the
error resilience, a major challenge in determining suitable step functions H(δ(k)) is
to guide the approximation with respect to the actual error resilience in the solution
progress. For instance, if the precision is increased too early, the overall efficiency gain
is unnecessarily reduced. If the precision is increased too late, unacceptable errors
can accumulate and cause additional iterations that reduce or cancel out the achieved
efficiency gains. At the same time, the dynamic behavior of the error resilience can be
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different for different input matrices.
Based on the investigation by Cools et al. [Cools16] the method presented in this
section determines the step functions H(δ(k))with respect to approximation techniques
that offer different precisions εi. For each approximation level li that a configurable
approximation technique provides, the corresponding precision εi is determined by the
maximum relative error for non-zero results.
Given a basic arithmetic operation op (e.g., op ∈ {+,−, ⋅, /}) that is performed on
two operands a ∈ R and b ∈ R. Let the corresponding approximate operation using
approximation level li be denoted by opapx. For approximation level li, the underlying
precision εi is
εi ∶=max ∣δ∣ subject to: (a opapx b) = (a op b)(1+ δ) (5.8)
and
(a opapx b) ≠ 0∧ (a op b) ≠ 0 .
Over the course of solver iterations k, the residual δ(k) typically decreases. The un-
derlying idea is to decompose the residual value range [0,∞( into intervals [ρi, ρi+1)
according to Equation 5.5 such that ρi denotes the minimum residual to which the
approximation error accumulation does not violate the inherent solver properties. As a
result, the intervals [ρi, ρi+1) determine the residual value range in which the solver is
resilient to precision εi at runtime.
To determine the minimum residual ρi for a precision εi of interest, the method executes
the Conjugate Gradient solver using this precision εi while monitoring the error accu-
mulation caused by both rounding errors and approximation errors. The corresponding
approximation level li remains suitable until the accumulated error violates an accu-
mulation limit, which is explained below in detail. In such a case, this approximation
level needs to be exchanged by an approximation level with increased precision. Let a
violation occur in iteration k with residual δ(k) for applied precision εi. Since a violation
occurred, the residual δ(k) determines the minimum residual (i.e., ρi ∶= δ(k)) to which
the solver execution is resilient to using precision εi. At the same time, this event is
tracked in the step function H(δ(k)) by adding a step with
H(δ(k)) ∶= li. (5.9)
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Monitoring and Evaluation of Error Accumulations
The accumulation of arithmetic errors such as rounding and approximation errors can
cause the residual vector r(k) to increasingly deviate from the true residual vector r(k)true
over the iterations. This deviation is constituted by the property that the true residual
vector
r(k)true ∶= b − Ax(k) (5.10)
is never calculated over the course of iterations in the Conjugate Gradient solvers.
Instead, the residual vector r(k) is calculated by the Conjugate Gradient solvers as:
r(k) ∶= r(0) + N∑
k=0−α(k)Ap(k) (5.11)
with α(k) being computed following Equation 2.13.
Following [Cools16], the true residual δ(k)true ∶= ∥r(k)true∥2 begins to stagnate (i.e., the value
in δ(k)true does not decrease further) while the residual δ(k) ∶= ∥r(k)∥2 keeps decreasing
after so-called residual stagnation points due to rounding error accumulation. Such
residual stagnation points are determined by evaluating the difference vector ∆r(k)
between the iterative residual vector r(k+1) and the true residual vector r(k+1)true with
∆r(k) ∶= r(k) − r(k)true . (5.12)
The residual difference is the norm of the difference vector ∆r(k) with
∆δ(k) ∶= ∥∆r(k)∥2 . (5.13)
A residual stagnation point is reached in iteration k, if
δ(k) ≤ ∆δ(k) . (5.14)
When the rounding error accumulation until iteration k causes the residual difference
∆δ(k) to exceed the residual δ(k), then additional solver iterations after iteration k are not
likely to improve the intermediate result towards the solution as long as the underlying
precision is not increased. For this reason, residual stagnation points determine error
accumulation limits. This insight is exploited by the method presented in this section to
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determine minimum residuals ρi for each precision εi that is offered by the underlying
approximate computing technique with
ρi ∶=min
k
δ(k) with δ(k) ≤ ∆δ(k) . (5.15)
An estimation for the residual difference ∆δ(k)est is presented in [Cools16] to determine
the residual difference ∆δ(k) with minimum runtime overhead. Computing the residual
difference ∆δ(k) exactly would require an additional expensive matrix-vector multipli-
cation in each iteration which can cancel achieved compute efficiency gains.
In the first solver iteration, the iterative residual vector r(0) is equal to the true residual
vector r(0)true (cf. Line 1 in Algorithm 1). For this reason, the difference between r(0) and
r(0)true is zero
r(0) = r(0)true ⇐⇒ ∆δ(0) = 0 . (5.16)
In the remaining solver iterations, the value of the residual difference ∆δ(k) is estimated
by the term ∆δ(k)est [Cools16] with
∆δ(k+1)est ∶= ∆δ(k)est + 2α(k)∥w(k)∥2 ⋅ εM (5.17)
with εM being the machine epsilon and ∆δ
(0)
est ∶= 0. Here, the terms α(k) and w(k)
denote internal variables of the Conjugate Gradient solvers (cf. Chapter 2.1.2).
Equation 5.17 is reformulated to estimate the difference between true and iterative
residual vectors ∆δ(k+1)est caused by approximation errors as follows: While the machine
epsilon εM describes the maximum relative error caused by rounding (cf. Chapter 3.2),
the term εi describes the maximum relative error caused by a specific configuration
of an approximation technique following Equation 5.8, which allows to replace εM by
εi. The method presented in this section estimates the difference between true and
iterative residual vectors caused by approximation errors using the term τ(k+1) which is
computed as
τ(k+1) ∶= τ(k) + 2α(k)∥w(k)∥2 ⋅ εi (5.18)
and τ(0) ∶= 0.
This estimation procedure requires one additional product per iteration to compute
the norm ∥w(k)∥2, which only has to be applied once per matrix A. The minimum
residuals ρi collected for the different precisions εi are applied to different solver
executions that are based on the same or highly similar matrices A to avoid this inner
product and to reduce the energy demand.
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Overview of algorithmic steps
Figure 5.3 shows the algorithmic steps of the presented method to determine step
functions H(δ(k)) that guide the induced approximation along the solution progress.
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▲ Figure 5.3 — Overview of the algorithm that determines the minimum residuals ρi
for each precision εi.
This methods instruments the Conjugate Gradient solvers to find the different minimum
residuals ρi to which the solvers are resilient at runtime with respect to the different
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available degrees of precision εi ∈ {ε1, ε2, ..., εN}. The first step initializes this procedure
by selecting the approximation level with minimum available precision. The residual
difference variable τ(0) is set to zero since the iterative residual vector r(0) is initialized
to b − Ax(k) before the first iteration by the Conjugate Gradient solvers, which equals
the true residual vector r(0)true. Steps two and three comprise the preparation of the solver
and the computation of a solver iteration which together form the operations in the
original solver algorithm (cf. Chapter 2.1.2).
Step four updates the estimation for the residual difference τ(k) after each solver itera-
tion as described in Equation 5.18. If the minimum residual ρi for the currently chosen
precision εi has not been found yet (i.e., residual stagnation point, cf. Equation 5.14),
the fault tolerance technique presented in Chapter 4 is periodically applied in the fifth
step, which checks the solver convergence invariants to ensure correct results.
If either the minimum residual ρi for the currently chosen precision εi has been found or
the fault tolerance technique detected a violation, the step function H(δ(k)) is updated
in the sixth step using the residual δ(k) in the current iteration k. After this update
step, the step function H(δ(k)) will suggest to use the approximation level li with the
corresponding precision εi as long as the iterative solver residual exceeds the minimum
residual ρi. Afterwards, the induced approximation is adapted to use increased precision
in step seven. The approximation level li is exchanged by an approximation level that
offers the next increased precision degree. The iterative residual vector r(k) is restored
by computing the true residual vector (i.e., r(k) ∶= b − Ax(k)). As restoring the iterative
residual vector cancels the difference between the iterative and true residual vector, the
difference variable τ(k) is set to zero.
5.5 Computational and Memory Overhead
The presented methods in this chapter target the Conjugate Gradient solvers that are
additionally instrumented by the fault tolerance technique presented in Chapter 4. The
computational and memory complexity of these solvers and the overhead introduced by
this fault tolerance technique are not changed by the additional operations introduced by
the method in this chapter. For this reason, the computational and memory complexity
presented in Chapter 4.5 is considered as a basis to discuss the runtime and energy
overhead.
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The memory overhead for both methods is constituted by storing the step func-
tion H(δ(k)) and the offset value. Storing this function requires memory for n scalar
tuples (i.e., (δ(k), li)), with n being the number of available approximation levels that
the underlying approximation technique offers. The runtime and energy overhead
is constituted by estimating and evaluating the underlying error resilience as well as
changing the approximation level. The error resilience estimation requires one peri-
odic evaluation of the step function H(δ(k)). With this function being implemented
as a lookup table, the runtime and energy overhead induce linear complexity O(n).
The evaluation of the selected approximation level li by the fault tolerance technique
induces a runtime overhead with linear complexity of O(n), with n being the ma-
trix size (cf. Chapter 4.5). Adapting the underlying approximation technique (e.g.
precision-configurable approximate hardware) induces a constant runtime overhead
with O(1). This update procedure requires, for instance, a single special instruction
from an approximate instruction set architecture as discussed in [Samps11,Venka13a].
The method that determines step functions H(δ(k)) to guide the approximation at
runtime presented above in Section 5.4 differs from the pure approximation guiding
method by storing and updating the residual difference τ(k) and by updating the step
function H(δ(k)). The residual difference τ(k) induces a constant memory complexity
with O(1) as only a single scalar needs to be stored in memory. The runtime and
energy overhead is constituted by estimating the residual difference as described in
Equation 5.18. This estimation induces an overhead with linear complexity in each
iteration with O(n) as an additional inner product is required. This inner product can
be avoided if the gained step functions H(δ(k)) are reused for further solver executions
using a certain matrix A. The update of the step function H(δ(k)) induces a runtime and
energy overhead of linear complexity with O(n), if this function is being implemented
as a lookup table.
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Parameter Estimation for
Application Executions on
Approximate Computing Hardware
This chapter presents parameter evaluation and estimation methods to assess appli-
cation executions on approximate computing hardware. The parameters of interest
comprise the area, the leakage power, the dynamic power, the delay, and the approxima-
tion error. The investigation of these parameters is required to reveal crucial compute
efficiency aspects gained by approximate hardware, which includes the energy per
instruction and the overall runtime performance. The parameters of interest can be
distinguished according to their dependency on the application execution. Application-
independent parameters comprise the area and the leakage power, which are obtained
during the hardware synthesis process, for instance. Application-dependent parameters
comprise the dynamic power, the delay, and the approximation error, which depend on
the underlying application data (e.g., operand values for arithmetic circuits).
Application-dependent parameters induce a major challenge to achieve low parameter
evaluation runtimes for complex and long-running applications, which can comprise
billions of executed instructions. Parameter evaluation techniques that rely on circuit
simulation to evaluate application-dependent parameters are often rendered infeasible
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by the execution times that are induced by simulating all executed instructions in an
application. Such simulations are often orders of magnitude slower than executing the
underlying instructions in silicon [Oluko98].
To reduce the runtime to assess complete application executions, a simulation-based
parameter evaluation method is combined with a model-based method to estimate
application-dependent parameters for complete application executions. The under-
lying idea is to combine highly accurate but slow gate-level timing simulations with
light-weight software-based models, which describe the numerical approximation error
of approximate computing hardware. This combined parameter estimation method is
applied to iterative algorithmic parts such as loops to estimate the application-dependent
parameters using a reduced number of simulation results. This approach is based on the
insight that such parameters can be estimated with high accuracy by evaluating care-
fully selected instruction intervals (i.e., a section of continuous application execution).
Approximation error adaptions in iterative algorithmic parts are exploited to select
instruction intervals for simulation-based parameter estimation. At the same time, this
method considers the dependency between approximation errors, the power dissipation,
and the delay by evaluating the propagation of approximation errors throughout the
application execution.
As Chapter 2.5.2 discussed, different related works model the approximation error in-
duced by approximate computing hardware to evaluate the error resilience of applica-
tions. For instance, related works [Chipp13,Mishr14,Barba16] truncate the operands in
arithmetic operations to identify algorithmic parts as well as data that are resilient to
approximate computing techniques. Such approaches do not consider parameters like
the power dissipation, which are required to evaluate compute efficiency aspects. Dif-
ferent related works analyze the power dissipation for complete application executions.
Related works [Tiwar94,Rethi14,Laure04] rely on physical experiments to model the
power dissipation of different instructions in applications. While these experiments
are performed at full execution speed, they require the implementation of approximate
hardware designs in physical hardware.
Related works [Hsieh98,Wunde03,Hamer05] present different techniques to reduce the
runtime of simulation-based power analysis for complete application executions. Instead
of evaluating all instruction executions in an application, these techniques evaluate
significantly reduced portions of the original application and estimate the application
power dissipation from the obtained results. [Hsieh98] synthesizes new programs based
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on the instruction mix (cf. Chapter 2.4.2) in applications. [Wunde03,Hamer05] evaluate
representative instruction intervals using circuit simulation. These related approaches
assume that the evaluated instructions represent the complete execution of the original
application. However, approximation errors propagate between executed instructions.
For this reason, the evaluation of limited instruction intervals does not necessarily
reflect the impact of propagated approximation errors on both the power dissipation
and the delay. New techniques are required that consider approximation errors and
their propagation throughout the application execution. At the same time, precision-
configurable approximate hardware needs to be considered that allows to adapt the
degree of the induced approximation error. Such hardware structures are required by
approximation techniques like [Zhang14a] and by the technique presented in Chapter 5
to ensure acceptable application outputs.
The remainder of this chapter presents the different methods as follows. Section 6.1
discusses the dependencies between the different parameter evaluation and estimation
methods. To instrument applications for parameter evaluation, an interface is presented
in Section 6.2. The simulation-based parameter evaluation method is presented in
Section 6.3. Section 6.4 presents the estimation method that relies on software-based
models of approximation techniques. Section 6.5 presents the combined parameter
estimation method, which reduces the parameter estimation runtime for iterative
algorithms.
The evaluation of the parameter estimation methods presented in this Chapter is
discussed in Chapter 7.6. In this evaluation, the presented approach is applied to
investigate the approximate computing technique presented in Chapter 5.
6.1 Overview of Parameter Evaluation and Estima-
tion Methods
The presented approach relies on three different parameter evaluation and estimation
methods, which are based on gate-level timing simulations, software-basedmodels of ap-
proximation techniques as well as their combination. An overview of these methods and
their dependencies is shown below in Figure 6.1. Applications comprise instructions and
compute kernels that can form iterative algorithmic parts. Applications of interest need
to be instrumented to evaluate both application-dependent and application-independent
parameters with respect to the underlying approximate computing hardware. A flexible
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data representation is provided that allows the seamless integration of the different
methods into applications to evaluate the underlying instructions and data.
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▲ Figure 6.1 — Overview of the parameter estimation flow using the three estimation
methods.
Gate-level timing simulations and hardware synthesis results form the simulation-based
method, which provides detailed insights into the application execution on approximate
computing hardware. The second method is the model-based estimation method,
which relies on light-weight software-based models to mimic the numerical error of
approximation techniques.
The combined estimation method evaluates the different parameters for iterative algo-
rithmic parts. To provide low runtime, this method evaluates a reduced portion of
iterations using timing simulation while it evaluates the remaining iterations using
software-based models.
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6.2 Instrumentation of Applications
Applications need to be instrumented to investigate their execution on approximate
hardware using the three different parameter evaluation methods. As the number of
required changes grows with the code size, the instrumentation of existing or new
code can become a challenging task. Different interfaces are provided comprising
approximate data types and handles that allow the seamless instrumentation of existing
or new code. The approximate data types are based on basic arithmetic data types (i.e.,
integer and floating-point data types), which can be found in any modern programming
language (e.g., C/C++). Since the remaining instructions remain unchanged, code
transformation techniques like [Barba16] can be applied to automatize the code changes.
The interface allows the flexible utilization of the different methods. Different handles
allow to switch between the model-based and simulation-based method at runtime. On
top of that, these handles denote iterative algorithmic parts in an application as well as
configuration changes in the underlying approximation technique (i.e., adaptions in
approximation error). The combined estimation method relies on this information to
extract andmap instruction intervals of iterative algorithmic parts to either model-based
estimations or to simulation-based evaluations at runtime. The identification of iterative
algorithmic parts like loops can be automatized using techniques like [Hamer05].
Figure 6.2 shows an exemplary instrumentation of a vector addition code that is ex-
ecuted in a loop. A handle is used to denote the begin and end of the loop, which
indicates the underlying iterative algorithmic part (i.e., loopBegin and loopEnd). This
handle is also used to denote adaptions of the underlying approximation technique
(i.e., updateConfiguration), which allows the combined estimation method to evaluate
one vector addition execution for each utilized configuration using timing simulation.
Besides the initialization of this handle, only variable declarations and function calls
need to be adapted to instrument the code.
The application instrumentation approach relies on a flexible data representation to
represent the operands of instructions and compute kernels such as linear algebra
operations. To illustrate the utilization of this data representation by the different
methods, the following notation is utilized. Computation tuples S comprise operands
that are processed by a common operator and are described as follows:
Let (a op b) denote an instruction on input operands a and b which are processed by an
operator op ∈ {+,−, ⋅, /}. An operand vector O is a vector containing n 2-tuples (ai, bi),
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double alpha, beta; // scalars   
double* A,B; // vectors 
int N; 
/* … */
while (k != 0){
/* … */
alpha = alpha * beta;
for (int i = 0; i < N; i++){
B[i] = alpha * A[i] + B[i];
}
}
approxHandle handle;
approxDouble alpha, beta; // scalars 
approxDouble* A,B; // vectors 
int N; 
/* … */
while (k != 0){
handle.loopBegin();
/* … */
handle.updateConfiguration();
alpha = alpha * beta;
for (int i = 0; i < N; i++){
B[i] = alpha * A[i] + B[i];
}
handle.loopEnd(); 
}
Original code Instrumented code
▲ Figure 6.2 — Original and instrumented code example.
which represent instructions (ai op bi)1≤i≤n
O ∶= [(a1, b1), (a2, b2), ..., (an, bn)] for (ai, bi) ∶ ai op bi . (6.1)
A computation tuple S is a 2-tuple that contains one operator op ∈ {+,−, ⋅, /} and an
operand vector O with
S ∶=(op,O) . (6.2)
Example 6.1: Given two vectors r ∈ Rn×1, x ∈ Rn×1 and a scalar α ∈ R. The
vector scaling operation r ∶= αx can be translated to a single computation tuple S
with
S ∶= ( ⋅ , [(α, x1), (α, x2),⋯, (α, xn)] ) .
▸
The different methods evaluate the operand tuples (ai, bi) in operation vectors in
parallel, which allows low evaluation runtimes. For this reason, successive arithmetic
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instructions with data dependencies need to be mapped to multiple computation tuples
S1,S2,⋯,Sn in order to resolve such data dependencies between the operand tuples in
vector O.
6.3 Simulation-based Parameter Evaluation
The simulation-based parameter evaluation method determines the parameters of
interest, namely the area, the leakage power, the dynamic power, the delay, and the
approximation error to describe application executions on approximate computing
hardware. This method evaluates application-independent parameters from hardware
synthesis results, while it evaluates application-dependent parameters using circuit
simulation.
The simulation-based estimation method maps the operands (ai, bi) ∈O in a computa-
tion tuple S to a parallel high-throughput gate-level timing simulator accelerated on a
GPU [Holst15] to achieve feasible estimation runtimes. For each computation tuple S,
a simulation instance evaluates the operands (ai, bi) ∈O using the circuit description
of a target design t. For each target design t, this simulator takes a netlist and the
underlying delay annotations in standard delay format (SDF) as input. Such netlists
describe precise as well as approximate arithmetic structures. The parallel-pattern sim-
ulation technique of this simulator is exploited by the presented method by mapping
the operands (ai, bi) ∈O for a target design t to an input pattern vector Pt. The input
patterns pi ∈ Pt are evaluated in concurrent timing simulations on a GPU.
The structure of operand vectors O allows such concurrent timing simulations since
the operands (ai, bi) ∈ O do not exhibit data dependencies. This high-throughput
simulation technique allows the fast evaluation of complex compute kernels, such as
matrix-matrix or matrix-vector multiplications in scientific applications, which often
comprise significant amounts of arithmetic operations.
The different application-dependent parameters are determined as follows: For each
pattern p ∈ Pt, the output pattern generated during timing simulation is mapped to a
result r.
To compute the error due to approximation e and the error rate ρ for approximate
designs, an additional timing simulation is performed for their precise counterparts.
The approximation error e is expressed by the absolute and relative error of a result
obtained by an approximate design. The number of non-zero approximation errors
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is compared to the number of evaluated patterns p to compute the error rate ρ of an
approximate design.
The delay is determined by the maximum delay that is observed at the circuit outputs
for a pattern p.
During a timing simulation, the signal switching activity for each gate output is collected
in the circuit. The signal switching activity is used to compute the Weighted Switching
Activity (WSA) for pattern p as
WSAp ∶=∑i f (i) ⋅ s(i) (6.3)
with f (i) being the fanout and s(i) being the number of transitions at the output of
gate i. Standard cell library information such as [Nanga] provides the energy amount
for signal transitions at gate i, which is denoted by energyi below.
Using the obtainedWSA results and the clock period clk, the dynamic power is computed
for a pattern p as:
Energyp ∶= ∑i ( f (i) ⋅ s(i)) ⋅ energyi (6.4)
Dynamic Powerp ∶= Energyp/clk . (6.5)
6.4 Model-based Parameter Estimation
Different parameters in approximate computing designs determine the probability
and magnitude of induced approximation errors. Such parameters have an essential
impact on satisfying or violating accuracy bounds of applications. The model-based
estimation method evaluates models for approximate arithmetic structures that describe
the induced approximation error. In the following, a model description is introduced
that mimics the induced approximation error of approximate arithmetic structures.
A model for an approximate arithmetic structureM is a tupleM ∶= (t,m, ρ), which
associates an approximate target design t with an error profile that comprises the error
magnitude m and the error rate ρ. The error magnitude is determined by the maximum
relative error e as described in Equation 5.8. For precision-configurable designs (cf.
Chapter 2.4.2), the model description comprises a set of n tuples (t,m, ρ, k), where k
denotes the approximation parameter to specify configurations and
M ∶= {(t1,m1, ρ1, k1),⋯, (tn,mn, ρn, kn)} . (6.6)
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Approximation techniques are modeled using different approaches. In the following,
a modelM is presented for the so-called truncation and random fill approximation
technique. Truncation-based models are widely used in the literature to describe ap-
proximate arithmetic units [Chipp13,Mishr14,Barba16]. This approximation technique
performs approximate arithmetic operations by truncating the k least significant bits in
the operand values and concatenating the provided precise result bits with uniformly
random bits. This technique allows to configure the underlying precision by changing
the number of approximated bits k. Each value for k corresponds to a specific approxi-
mation level li (cf. Equation 5.4). Higher approximation levels use increasing numbers
of approximated bits, while lower approximation levels rely on more precise bits. This
technique can be applied to both approximate integer and floating-point arithmetic.
An instruction (a op b) with input operands a ∈R and b ∈R is approximated as
r ∶= approx (trunc(a) op trunc(b)) (6.7)
with approx(...) describing a function that fills the truncated bits in the result with a
random pattern. To adjust the error rate in this technique, the truncation operation is
skipped in a specific portion of model evaluations.
The model parameters inM are determined for applying this approximation technique
to floating-point operations op ∈ {+,−, ⋅, /} (cf. Appendix C.3) as follows: In floating-
point arithmetic, the approximation technique truncates the k least significant bits in
the operand mantissas before performing the operation and filling the truncated bits in
the result mantissa with a random pattern. This technique allows a user to specify an
arbitrary number of configurations (t,m, ρ, k) in which the error rate ρ and the number
of truncated bits k for this approximation technique t are user-defined parameters.
Following Equation 5.8, the maximum relative error m between an operation (a op b)
and its approximate floating-point representation f l(a opapx b) is
m ∶=max∣δ∣ subject to: f l(a opapx b) = (a op b)(1+ δ) (6.8)
and
f l(a opapx b) ≠ 0∧ (a op b) ≠ 0 .
Given a floating-point operation (a op b) that is processed by the truncation and random
fill approximation technique. For a floating-point representation using p significand bits,
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p − k most significant bits in the operand mantissas remain unaffected by truncation.
In the worst case, the approximation provides the same result as an operation using
p− k mantissa bits. Following Equation 3.11, the maximum relative error m is therefore
m ∶= 2−(p−k−1) . (6.9)
Depending on the approximate target designs, the model description needs to be
adapted. Approximate data representations [Chipp13] mimic the approximation error
that is introduced to operands and results in approximate memory. Approximate
arithmetic operations such as additions and multiplications are modeled by evaluating
the original operations while inducing errors to the underlying operands or result values
according to a specified error profile. Error profiles mimic the induced approximation
error by, for instance, adding random numerical errors sampled from probability mass
functions [Huang12,Lee16].
6.5 Combined Parameter Estimation
To determine application-dependent parameters like the dynamic power dissipation
of an application execution, all instructions in an application can be evaluated by
the simulation-based estimation method, which provides an exhaustive insight into
the different parameters for all evaluated instructions. Such an exhaustive insight is
obtained by mapping all instructions in an application to computation tuples S that are
completely evaluated to obtain parameter results for all underlying operands (ai, bi).
However, such an exhaustive exploration that evaluates all instructions in an application
execution using gate-level timing simulation can cause long runtimes.
The dependency between operand values, approximation techniques, and application-
dependent parameters induces a major challenge to reduce the number of timing
simulations while achieving accurate evaluation results. Since the induced approxi-
mation error affects different application-dependent parameters, the propagation of
approximation errors between executed instructions has to be evaluated. At the same
time, precision-configurable approximate hardware needs to be considered, since such
hardware adapts the degree of induced approximation error.
The combined parameter estimation method combines model-based and simulation-
based instruction evaluations, which allows to estimate application-dependent pa-
rameters for complete application executions while significantly reducing the num-
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ber of timing simulations. This approach exploits the insight that carefully selected
instruction intervals allow to estimate application-dependent parameters with high
accuracy [Hsieh98,Wunde03, Hamer05]. The parameter estimation method targets
iterative algorithmic parts that are executed using precision-configurable approxima-
tion techniques. Between such iterations, these approximation techniques can adapt
the degree of induced approximation error. Instead of only evaluating the selected
instruction intervals, all instructions in an application execution are evaluated while
the underlying estimation method is switched between model-based evaluations and
timing simulations, which allows to evaluate both the impact of approximation error
adaptions as well as the approximation error propagation.
For an iteration of an iterative algorithmic part, an instruction interval is a vector that
contains n computation tuples S
I ∶= [S1,S2,⋯,Sn] (6.10)
such that I comprises the executed instructions of the iteration.
The term Θ denotes the set of instruction intervals I that are executed for an iterative
algorithmic part (i.e., all iterations of the algorithmic part). The estimation method
distinguishes the set of instruction intervals Θ into two subsets, representative instruc-
tion intervals ΘS that are evaluated by timing simulations and remaining instruction
intervals ΘM that are evaluated by model-based estimations. Representative instruc-
tion intervals I ∈ ΘS are selected in the two following cases: The first iteration of an
iterative algorithmic part forms the first representative instruction interval. On top
of that, further representative instruction intervals are formed whenever the induced
approximation error is adapted in the underlying approximation technique.
The power dissipation (i.e., comprises both dynamic power and leakage power) and the
delay are estimated using representative instruction intervals for complete application
execution as follows: For each computation tuple S in a representative instruction inter-
val I ∈ ΘS, the average power dissipation PowerAVG and the average delay DelayAVG
are computed using the power dissipation and delay results that were obtained for
the underlying operands (ai, bi). The average power dissipation PowerAVG and delay
results DelayAVG are used as estimations for computation tuples S in subsequent in-
struction intervals I ∈ ΘM until another representative instruction interval I ∈ ΘS is
reached in the sequence of instruction intervals.
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For a computation tuple S that contains n operands (ai, bi), the average power dissipa-
tion PowerAVG is computed as
PowerAVG ∶= n∑
i=1
Dynamic and leakage power to compute operands i
n
. (6.11)
A central derived parameter is the energy demand of a computation tuple S. The energy
demand of a computation tuple S is estimated from the average power dissipation
PowerAVG and the average delay DelayAVG to compute one instruction with
Energy ∶= n ⋅ PowerAVG ⋅DelayAVG . (6.12)
Let Energyi,k denote the estimated energy demand of the i-th computation tuple Si
in the k-th instruction interval of an application execution. To estimate the energy
for complete application executions that contain M instruction intervals, the energy
demand of all executed computation tuples is summed and
Application Energy ∶= M∑
k=1
N∑
i=1Energyi,k, for Si ∈ Ik, Ik ∈ Θ . (6.13)
Using Equation 2.45 in Chapter 2.4.2, the power dissipation results and the time required
to process the instructions are used to evaluate the computational performance and
energy efficiency (i.e.,Watt-per-MIPS2 metric) of an application execution.
Figure 6.3 illustrates the combined estimation method at the example of a loop, which
is executed using a precision-configurable approximation technique.
The instructions in each loop iteration are represented by a sequence of instruction
intervals I0,⋯, In which are sequentially evaluated. The first instruction interval I0
is a representative instruction interval I0 ∈ ΘS, which is evaluated by the simulation-
based parameter evaluation method to determine the power dissipation results P0
(i.e., power dissipation results of underlying compute tuples S) and the result r0 (i.e.,
approximate results in the underlying program variables) for the instructions in I0. The
instruction intervals I1 to I3 are remaining instruction intervals I1, I2, I3 ∈ ΘM, since
these intervals are evaluated with the same approximation error configuration as I0.
The intervals I1 to I3 are evaluated by the model-based estimation method to compute
the approximation error propagation. The results of these intervals are denoted by
r1 to r3. The power dissipation results in P0 are used as an estimation for the power
dissipation for intervals I1 to I3.
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▲ Figure 6.3 — Example for applying the combined parameter estimation method to
estimate the power dissipation of a loop execution.
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After interval I3, the induced approximation error is adapted. For this reason, the
instruction interval I4 is a representative instruction interval I4 ∈ ΘS, which is evaluated
using timing simulations to determine the power dissipation results P4. The power
dissipation results P4 are used as estimations for all intervals between interval I4
and the next approximation adaption after I5. The remaining intervals are evaluated
accordingly by switching between the simulation-based and the model-based method
after adaptions of the induced approximation error.
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Experimental Evaluation and
Results
This chapter discusses the experimental evaluation for the methods presented in this
thesis. The benchmark data set presented below in Section 7.1 was used to evaluate
the different methods. These benchmarks are based on different real-world problems
from science and engineering and allow reliable conclusions on the performance of the
presented methods in the corresponding applications. The presented fault tolerance
methods (cf. Chapter 3 and Chapter 4) were evaluated using the error model described
below in Section 7.2. The approximation model presented below in Section 7.3 was
applied to evaluate the approximate computing technique presented in Chapter 5.
The central findings for the different methods are summarized and discussed in this
chapter. The experimental results that were obtained for the fault-tolerant sparse
matrix-vector multiplication (cf. Chapter 3) are presented in Section 7.4. Section 7.5
presents the experimental results for the efficient fault tolerance technique that targets
Conjugate Gradient solvers (cf. Chapter 4). The parameter evaluation and estimation
methods (cf. Chapter 6) are evaluated in Section 7.6. The technique that enables
Conjugate Gradient solvers on approximate hardware (cf. Chapter 5) is evaluated below
in Section 7.7. To ensure a concise presentation of the experimental results, the detailed
data has been moved into Appendix E.
112 Chapter 7 ● Experimental Evaluation and Results
7.1 Benchmark Matrices and Setup
The benchmark data set comprises 30 matrices from the Florida Sparse Matrix Collec-
tion [Davis11], which are shown in Table 7.1. Besides the names and the size of the
different matrices N ×N, the number of nonzero elements NNZ are presented. As a
side information, the portion of 0s within the matrices is shown (i.e. number of zero
elements in each matrix divided by the total number of elements).
▼ Table 7.1 — Overview of evaluated matrices from the Florida Sparse Matrix Collec-
tion [Davis11].
Matrix Matrix Nonzero Portion Description
name size N elements of 0s
nos3 960 15,844 98.2808% Biharmonic operator on plate
bcsstk10 1,086 22,070 98.1287% Buckling of hot washer
msc01050 1,050 26,198 97.6238% Symmetric test matrix
bcsstk21 3,600 26,600 99.7948% Clamped square plate
bcsstk11 1,473 34,241 98.4219% Ore car (Lumped Masses)
nasa2146 2,146 72,250 98.4312% Test structure (NASA)
sts4098 4,098 72,356 99.5692% Structural engineering matrix
bcsstk13 2,003 83,883 97.9092% Fluid flow
msc04515 4,515 97,707 99.5207% Test matrix (MSC/Nastran)
ex9 3,363 99,471 99.1205% Test matrix (FIDAP)
bodyy4 17,546 121,550 99.9605% Structrual engineering matrix
bodyy5 18,589 128,853 99.9627% Structrual engineering matrix
bodyy6 19,366 134,208 99.9642% Structrual engineering matrix
Muu 7,102 170,134 99.6627% Test matrix (Mathworks)
s3rmt3m3 5,357 207,123 99.2783% Analysis of cylindrical shells
s3rmt3m1 5,489 217,669 99.2775% Analysis of cylindrical shells
bcsstk28 4,410 219,024 98.8738% Solid element model
s3rmq4m1 5,489 262,943 99.1273% Analysis of cylindrical shells
bcsstk16 4,884 290,378 98.7827% Dam
Kuu 7,102 340,200 99.3255% Test matrix (Mathworks)
bcsstk38 8,032 355,460 99.4490% Airplane engine component
msc23052 23,052 1,142,686 99.7850% Test matrix (MSC/Nastran)
msc10848 10,848 1,229,776 98.9550% Test matrix (MSC/Nastran)
cfd2 123,440 3,085,406 99.9798% Symmetric pressure matrix
nd3k 9,000 3,279,690 95.9510% 3D mesh problem
ship_001 34,920 3,896,496 99.6805% Ship structure
shipsec5 179,860 4,598,604 99.9858% Ship section (PARASOL)
G3_circuit 1,585,478 7,660,826 99.9997% Circuit simulation problem
hood 220,542 9,895,422 99.9797% Test matrix (INDEED)
crankseg_1 52,804 10,614,210 99.6193% Static analysis of a crankshaft detail
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These matrices comprise square symmetric matrices that are positive-definite and
contain real numbers. The matrix size (i.e., matrix dimension N) ranges from 960 to
1585478 while the number of non-zero elements ranges from 15844 to 10614210. At
the same time, the sparsity (i.e. portion of 0s) of these matrices ranges from 95.95% to
99.9996%. These matrices represent different real-world problems including structural
engineering (e.g. bodyy6), mechanics (e.g. bcsstk38), computational fluid dynamics
(e.g. cfd2) and semiconductor device simulation (e.g. G3_circuit).
The matrices were utilized to solve linear systems Ax = b using the Conjugate Gradient
solvers (cf. Chapter 2.1.2). These linear systems were generated as follows: The right-
hand side vector b was generated following [Cools16] as b ∶= Ax˜ with x˜i ∶= 1/√N
and N being the matrix size. The right-hand side vector b was changed between
experiments using a random vector r to avoid repeating solver setups with b ∶= Ax˜ and
x˜i ∶= 1/√N + ri/∥r∥2. The elements in r were generated using the Mersenne Twister
pseudorandom number generator [Matsu98] within the IEEE-754 double-precision
range [IEEE 08] with ri ∈ [−1.798 ⋅ 10308,1.798 ⋅ 10308]. The elements in the initial
guess vector [x(0)]i were set to bi. The execution of the solvers was continued until
the residual δ(k) fell below the absolute accuracy tolerance ϵa or δ(k)/δ(0) fell below the
relative accuracy tolerance ϵr. The absolute error tolerance ϵa was set to 10−6 and the
relative error tolerance ϵr was set to 10−15. An experiment was considered a failure, if
the number of iterations exceeded the iteration limit, namely 10 ⋅N iterations with N
being the matrix size. Three different representatives of Conjugate Gradient solvers
were evaluated, namely the CG solver (i.e. does not rely on a preconditioner), the PCG
solver with Jabobi preconditioning as well PCG with incomplete Cholesky factorization
(ICC) as preconditioner. Details on these preconditioners are presented in Appendix A.2.
To accelerate the experiments, all parallelizable linear algebra operations in the eval-
uated Conjugate Gradient algorithms were mapped to a heterogeneous computing
system, which is described in Appendix E.1. Linear algebra operations were mapped
to GPU architectures based on GPU-accelerated mathematical libraries, namely the
CuBLAS [Nvidia] and CuSPARSE library [Nvidib]. The library calls summarized in Ta-
ble 7.2 were utilized for the different linear algebra operations. The evaluated matrices
were stored in the compressed sparse row storage format (CSR) [DAzev05] to avoid
unnecessary overhead in matrix operations due to multiplications by 0. All experiments
have been performed in double-precision floating-point arithmetic. Each experiment
was executed using a combination of a single CPU core and a single GPU.
114 Chapter 7 ● Experimental Evaluation and Results
▼ Table 7.2 — Overview of the parallelizable linear algebra operations in the evaluated
Conjugate Gradient algorithms and their associated GPU-accelerated library call.
Operation Library call Library
Sparse matrix-vector multiplication cusparseDcsrmv cuSPARSE
Inner product cublasDdot cuBLAS
Vector addition cublasDaxpy cuBLAS
Euclidean vector norm cublasDnrm2 cuBLAS
Jacobi preconditioning cusparseDcsrmv cuSPARSE
Incomplete Cholesky preconditioning cusparseDcsrsv_solve cuSPARSE
7.2 Error Model
The experimental evaluation focuses on transient events that cause errors in the outputs
of arithmetic computations. Erroneous arithmetic outputs may lead to Silent Data
Corruptions (SDC). Such corruptions of outputsmay occur in the arithmetic components
of a processor due to the manifestation of faults in form of errors. This error model
does not inject errors in memory elements as hardware fault tolerance techniques like
ECC [Mitta16b] are often used in high-performance systems to protect main memories,
caches and register files. The model also does not inject errors in the control logic or
in the encoding of instructions as it considers them to be protected by appropriate
measures like assertions and embedded signatures [Khudi13].
Different implementations of floating-point units exist that may have different error
propagation patterns for transient events. In accordance to related works [Brone08,
Sloan12,Sloan13,Liu15b,Tao16,Diche16], errors are injected into the outputs of compu-
tations at runtime by instrumenting the application to perform random error injections.
To evaluate the fault tolerance technique that targets sparse matrix-vector multiplica-
tions (cf. Chapter 3), errors are injected into a randomly selected element within the
result vector of the matrix operation. In executions of the Conjugate Gradient solver,
errors were injected by randomly selecting both an iteration and one of the operations
in the solver to generate erroneous results. If the selected operation computes a vector
as result, then one element in this result vector was randomly chosen. All error injection
locations were selected based on uniformly distributed random numbers, that were
generated using the Mersenne Twister pseudorandom number generator [Matsu98].
During error injections, two forms of bit flip errors were evaluated, namely single-
bit and multi-bit flip error events. To evaluate multi-bit flip error events, the results
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of the underlying floating-point instructions are modified by randomized bursts of
bidirectional bit flips. The position of a burst is randomly chosen from a uniform
distribution within the 64 bits of the floating-point values. Following the survey results
in [Di Ma16], the number of bits affected by such bursts are randomly chosen from a
normal distribution with mean = 5 and variance = 3. Bit flips were also injected into
operations that perform error detection.
7.3 Approximation Model
The software-based model presented in Chapter 6.4 was utilized to evaluate the pre-
sented approximation methods. This model was used to approximate the calculation of
mantissa values during floating-point multiplications. In each operation, these approxi-
mate floating-point operations truncate k least significant bits in the operand mantissas
and concatenate the computed precise result bits with uniformly random bits, which
mimic approximately computed bits.
By changing the number of approximated bits k, the approximate floating-point model
mimics precision-configurable approximation techniques that provide different approx-
imation levels. Ten approximation levels were utilized that provide different numbers
of precise mantissa bits p ∈ {2,7,17,22,27,32,37,42,47,52}.
In executions of the Conjugate Gradient solver, this approximation model was ap-
plied to the dominant operation in the solver, namely the floating-point multiplica-
tions [Zhang14b] in sparse matrix-vector multiplications.
Gate-level hardware descriptions were developed that reflect the behavior of this approx-
imation model in hardware. These hardware descriptions are used to obtain insights
into the energy efficiency of solver executions by computing the power dissipation and
solver runtime from performing timing simulations. Following the description in [De-
sch06, chp. 16], combinational gate-level descriptions for a floating-point adder and a
floating-point multiplier in double-precision arithmetic were derived. The resulting
hardware descriptions were synthesized using combinational two-input gates from the
NanGate 45 nm library [Nanga].
Both hardware descriptions comprise 128 inputs and 64 outputs, respectively. While
the multiplier contains 20,812 two-input gates and a critical path delay of 14.21 ns, the
adder contains 5,678 gates and a critical path delay of 14.99 ns. The leakage power of
the multiplier is 0.154mW while it is 0.033mW for the adder.
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Both the software-based model as well as the timing simulations evaluated the underly-
ing floating-point operations in double-precision arithmetic.
7.4 Fault-tolerant Sparse Matrix-Vector
Multiplication
This section evaluates the fault tolerance technique for sparse matrix-vector multipli-
cations that was presented in Chapter 3. The experimental results presented below
show the runtime overhead for both error detection and correction as well as the achiev-
able error coverage. The underlying error detection scheme is compared to the related
work approach described in Chapter 2.3.1 (cf. Equation 2.34) that is used by different
related works [Brone08, Shant12, Sloan12, Sloan13, Fasi16] to protect sparse matrix-
vector multiplications. The presented error correction scheme is compared to complete
re-executions of the matrix-vector multiplication.
The presented fault tolerance technique provides different parameters that have been
evaluatedwith respect to their influence on the runtime and the error coverage. Different
block sizes σk have been selected to evaluate the interplay between the chosen block
size, the resulting error coverage, and the induced runtime overhead for error detection
and correction. Besides, two different kinds of errors have been evaluated, namely
single-bit flip errors as well as multi-bit flip errors. For each experiment with single-bit
flip error injections, a second run of the experiment was performed using multi-bit flip
error injections instead.
7.4.1 Runtime Overhead
The fault tolerance technique induces some runtime overhead to detect errors as it
complements the original matrix-vector multiplication with additional operations. The
runtime overhead for error detection is computed as:
Runtime overhead = (Runtime for protected operation
Runtime for original operation
− 1) ⋅ 100%.
To obtain the runtime overhead for error detection steps, 1000 experiments were
performed for each matrix and each selected block size in which no errors were injected.
The runtime overhead for error detection that is induced by the fault tolerance technique
depends on the block size σk. The runtime overhead has been evaluated for different
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block sizes ranging from 1 to 512. If a matrix could not be partitioned into m′ equally
sized row block matrices, then the first m′ − 1 row blocks were equally sized, while the
last row block covered the remaining rows in the matrix.
Figure 7.1 compares the runtime overhead for error detection for each matrix with
respect to different block sizes. Each blue data point denotes one runtime overhead
result for a specific matrix. The red graph depicts the average runtime overhead
over all evaluated matrices with respect to changing the block size. At the same
time, the presented fault tolerance is compared to the runtime overhead induced by the
Duplication with Comparison (DWC) technique (cf. Chapter 2.2.3). The runtime overhead
induced by DWC is depicted by the orange graph (i.e. 100% runtime overhead).
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▲ Figure 7.1 — Runtime overhead of the protected matrix-vector multiplication for
different block sizes compared to unprotected executions.
The average runtime overhead is ranging from 44.8% for block size 32 to 77.6% for block
size 1. The maximum runtime overhead is observed for block size 1, in which case the
checksum matrix C is equal to the input matrix A. In that case, the computation of
both the original operation Ab and the checksum generation Cb are equal operations
and exhibit the same complexity. For block size 1, measured runtime overheads below
100% can be explained by the parallel execution of these two operations.
As block size 32 provides minimum average error detection overhead, the corresponding
experiments are further evaluated below. Detailed results for the other block sizes can
be found in Appendix E.2.
The error detection overhead is shown for each matrix in Figure 7.2 for a block size of 32.
In this figure, the error detection overhead of the presented fault tolerance technique
is compared against the related work approach that evaluates Equation 2.34 to detect
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errors [Sloan13]. The orange graph depicts the runtime overhead that is induced by
the Duplication with Comparison (DWC) technique (i.e. 100% runtime overhead).
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▲ Figure 7.2 — Runtime overhead for error detection in case of a block size of 32.
To ensure a fair comparison, the error checking steps in the related work approach
were parallelized with the original matrix-vector multiplication (r ∶= Ab). The evalu-
ated matrices are ordered by increasing size. The experimental results show that the
runtime overhead decreases for both fault tolerance techniques with increasing matrix
size. The runtime overhead for error detection ranges from 12.4% to 115.0% for the
presented fault tolerance technique while it ranges from 15.4% to 148.7% for the related
work approach. On average, the runtime overhead is reduced by 43.1% when both
approaches are compared. The minimum reduction has been measured with 11.4% with
matrix G3_circuit while the maximum reduction has been measured 69.9% with matrix
s3rmq4m1. Compared to the DWC technique, which induces runtime overhead of at
least 100%, the runtime overhead is reduced for 29 out of 30 matrices. With increasing
matrix size, the reduction in runtime overhead compared to DWC becomes increasingly
significant.
In case of errors, some additional runtime overhead is introduced by the presented fault
tolerance technique to locate and correct detected errors. The runtime overhead for
both detecting and correcting errors has been evaluated by injecting one error into the
matrix-vector multiplication while comparing the runtime to the unprotected operation.
Additional experiments have been performed in which errors were injected into error
detection operations. Figure 7.3 shows the results of this investigation.
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▲ Figure 7.3 — Runtime overhead for error detection and correction in case of a block
size of 32.
In each experiment, one matrix-vector multiplication has been performed while one
element in the output vector was injected which triggered error corrections in all eval-
uated methods. The presented error correction technique is compared to re-executing
the complete matrix-vector multiplication in case of detected errors. For each matrix
and each selected block size, 1000 error injection experiments were performed.
The runtime overhead for both error detection and correction ranges from 15.6% to
155.6% for the presented fault tolerance technique, while it ranges from 115.5% to 248.7%
for the related work approach. The runtime overhead is on average reduced by 63.9%.
The minimum reduction is 28.4% with matrix nasa2146 and the maximum reduction is
86.5% with matrix crankseg_1 compared to the related work approach.
7.4.2 Error Coverage
To evaluate the error coverage for the fault-tolerant sparse-matrix vector multiplication,
errors have been injected into the operation while the reaction of the fault tolerance
technique was observed. For each matrix and each selected block size, 1000 error
injection experiments have been performed to compare the effectiveness of the pre-
sented technique against the related work approach [Sloan13]. In each experiment,
one matrix-vector multiplication has been performed while one error was injected to
the output of the operation or into the error detection operations. The rounding error
bound presented in Chapter 3.2 was applied to distinguish harmful from acceptable
errors for the presented fault tolerance technique. For the related work approach, the
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analytical rounding error bound [Chowd96] was applied (cf. Equation 3.12).
From the experimental results, the balanced F1-score [Van R79] is computed which
quantifies the error coverage based on the number of successfully detected errors
(true positives), the number of undetected errors (false negatives) and the number of
mistakenly identified errors (false positives) with
F1 = 2 ⋅ true positives2 ⋅ true positives+ false negatives+ false positives .
With an F1-score close or equal to 1, the number of successfully detected errors is
significantly larger than the number of undetected and mistakenly identified errors.
Smaller F1-scores correspond to increased numbers of undetected and mistakenly
identified errors. Figure 7.4 shows the results of this investigation by presenting the
F1-scores for the different methods.
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▲ Figure 7.4 — Comparison of error coverage using the F1-score.
For single-bit error injections, the F1-score ranges from 0.578 to 0.932 and is on average
0.817. Compared to the related work approach, the F1-score is on average improved
by 35.7%. The minimum improvement is 1.9% with matrix ship_001. The maximum
improvement is reported withmatrix cfd, for which the F1-score is 150% larger compared
to the related work approach.
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The F1-score ranges from 0.582 to 0.933 and is on average 0.818 for multi-bit flip error
injections. At the same time, the improvement of the F1-score for the presented method
ranges from 1.9% with matrix ship_001 up to 155% for matrix Muu.
7.4.3 Discussion of Experimental Results
The experimental evaluation demonstrates that the presented fault-tolerant sparse
matrix-vector multiplication allows the efficient algorithmic detection and correction
of erroneous operation results while it provides high error coverage. By selecting a
suitable block size, the underlying error detection scheme induces only low runtime
overhead. With a block size of 32, the runtime overhead is on average 44.8% and is
at most 115.0% for the evaluated matrices. In case of errors, the runtime overhead for
both error detection and correction is at most 155.6%. Compared to the related work
approach, this runtime overhead is on average reduced by 63.9%. This low runtime
overhead can be explained by the implicit localization of errors, which allows partial
recomputations just for erroneous outputs directly after error detection.
A high error coverage is achieved while the number of false positive error detections due
to rounding errors is minimized. The presented rounding error function distinguishes
harmful from acceptable errors in the magnitude of rounding errors and achieves an
average F1-score of 0.817 for single-bit flip errors and 0.818 for multi-bit flip errors.
The highest F1 of 0.993 was measured with matrix Muu. Compared to the related work
approach, the presented fault tolerance technique improves the F1-score by up to 155%.
This high error coverage can be explained by the combination of the implicit error
localization scheme and the presented rounding error function, which is tailored to
sparse matrix-vector multiplications.
7.5 Fault Tolerance for Conjugate Gradient Solvers
This section evaluates the fault tolerance technique that protects Conjugate Gradient
solvers, which was presented in Chapter 4. This technique has been evaluated with
respect to the error detection runtime overhead in error-free executions and the error
correction runtime overhead in case of errors. The vulnerability of unprotected Conjugate
Gradient solvers to errors is demonstrated to emphasize the demand for effective fault
tolerance measures.
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Each experiment comprises a complete run of the solver and a certain number of
error injections according to the error model as discussed above in Section 7.2. In the
course of the experiments, the influence of different parameters has been evaluated:
By changing the number of injected errors per experiment, the effectiveness of this
fault tolerance technique is evaluated with respect to the error coverage and the error
correction runtime overhead. Besides, the influence of the rounding error threshold τ
(cf. Equation 4.10) on both the error correction runtime overhead as well as the error
coverage is evaluated. Two different kinds of errors have been evaluated, namely
single-bit flip errors as well as multi-bit flip errors. For each experiment that has been
performed with single-bit flip error injections, a second run was performed using
multi-bit flip error injections instead.
7.5.1 Vulnerability of Conjugate Gradient Solvers
In a preliminary step, the vulnerability of Conjugate Gradient solvers has been eval-
uated by performing error injection experiments without applying any additional
instrumentation by fault tolerance measures to the solver. In this evaluation, 3000 error
injection experiments were performed for each matrix. In the course of each experi-
ment, a complete run of the solver was performed while a single error was injected
in a randomly chosen iteration. In such iterations, a result register of a linear algebra
operation was randomly selected to inject an error. Figure 7.5 shows the vulnerability
of Conjugate Gradient solvers to single and multi-bit flip errors with respect to the
proportion between successfully converged experiments, diverged experiments as well
as experiments that resulted in silent data corruptions (SDC). The evaluated matrices
are ordered by the number of non-zero elements (NNZ ). In these figures, the results
for applying the Jacobi-preconditioner are shown. Further results were obtained for
the other two preconditioning cases, which do not show significant differences. These
results are presented in Appendix E.3.
In this evaluation, a successfully converged experiment refers to a solver execution
that provided a correct result within the iteration limit. Such a correct result x(k) is
constituted by a residual δ(k) that satisfies either the absolute accuracy tolerance ϵa or
the relative accuracy tolerance ϵr (cf. Section 7.1). At the same time, an experiment is
referred to as diverged if the number of iterations exceeded the iteration limit. Silent
data corruptions are a result of experiments in which the provided result x(k) does not
satisfy the underlying linear system Ax = b. In such a case, the provided result x(k)
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neither satisfies the absolute accuracy tolerance ϵa nor the relative accuracy tolerance
ϵr despite apparent solver convergence.
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▲ Figure 7.5 — Proportion of successfully converged experiments, diverged experi-
ments as well as experiments that resulted in silent data corruptions (SDC) in case of
errors.
For single-bit errors, the proportion of successfully converged solver executions is on
average 42.0% and ranges from 4.8% to 82.1%. Multi-bit error injections reduce the
number of successfully converged solver executions on average by 11%. For 20 matrices,
the solver only converged in at most 50% of the evaluated experiments to a correct
result. For single-bit errors, the proportion of solver executions that exceeded the
iteration limit (i.e. diverged) is on average 8.1% and ranges from 0% to 37.0%. Multi-bit
flip errors increase the number of diverged experiments on average increased by 17.3%.
At the same time, the proportion of silent data corruptions ranges from 14.3% up to
90.9% for single-bit flip errors and from 15.0% up to 94.2% for multi-bit flip errors. While
the average number of silent data corruptions is 49.9% for single-bit flip errors and
52.8% for multi-bit flip errors, it exceeds 60% for 10 out of 30 matrices.
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The experiments in which the solver converged to a correct result have been further
evaluated with respect to the iteration overhead. Figure 7.6 shows the average iteration
overhead for these successfully converged experiments compared to error-free solver
executions. The depicted runtime overhead was calculated as
Iteration overhead ∶= ( Solver iterations in case of errors
Solver iterations in error-free case
− 1) ⋅ 100%.
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▲ Figure 7.6 — Average iteration overhead to converge to correct results in case of
errors.
In case of single-bit flip errors, the iteration overhead required to converge to a correct
result ranges from 1.9% to 108.7% and is on average 28.2% when no fault tolerance
measure is applied. Multi-bit flip errors increase this overhead on average by 23.2%
compared to single-bit flip errors. In that case, the iteration overhead ranges from 3.6%
to 161.4%. For three matrices, the average overhead exceeds 100% which corresponds
to completely repeating the solver execution.
The observed vulnerability of the evaluated Conjugate Gradient solvers constitutes
a strong demand for effective fault tolerance measures that induce only low runtime
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overhead to detect and correct errors. For the evaluated matrices, 47.2% of all solver
executions resulted in either significantly increased runtimes or silent data corruptions
in case of errors. Even if the solvers converged to a correct result, the iteration overhead
to provide solutions was increased by up to 161.4%.
7.5.2 Runtime Overhead for Error Detection
The fault tolerance technique presented in Chapter 4 was applied to the evaluated
Conjugate Gradient solvers to investigate the runtime overhead for error detection.
In this evaluation, 3000 experiments were performed for each matrix to obtain the
results shown below. In these experiments, the error checking interval t was set to ten
iterations. Checkpoints were created in intervals of ten iterations. As different kinds of
preconditioners can be chosen for Conjugate Gradient solvers, the runtime overhead
was obtained for three different cases. While in the first case, no preconditioner was
applied, the Jacobi preconditioner, and the incomplete Cholesky factorization (ICC)
were applied in the other two cases. From the collected runtime information, the
runtime overhead is computed as
Runtime overhead ∶= ( Protected solver execution runtime
Unprotected solver execution runtime
− 1) ⋅ 100%.
Figure 7.7 shows the results of this investigation.
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▲ Figure 7.7 — Runtime overhead for error detection with respect to applying no
preconditioner, the Jacobi preconditioner, and the incomplete Cholesky factorization
(ICC) in error-free executions.
The runtime overhead for error detection which is introduced by the presented method
differs for the three preconditioners since they introduce different operations to the
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original solver execution (cf. Appendix A.2). The runtime overhead for error detection
is on average 1.7% and ranges from 0.15% to 3.8% when no preconditioner is applied.
The average error detection overhead is 1.5% when the Jacobi preconditioner is applied
and 0.2% when the incomplete Cholesky factorization preconditioner is applied. The
runtime overhead of the presented fault tolerance method typically becomes smaller
with increasing numbers of non-zero elements. For the three largest matrices, G3_circuit,
hood and crankseg_1, the overhead of the presented method is only between 0.02% and
0.23%. Therefore, the fault tolerance technique scales very well with increasing problem
sizes.
7.5.3 Error Coverage
To evaluate the effectiveness of the presented fault tolerance technique in the presence
of errors, 3000 error injection experiments were performed for each matrix. These error
injection experiments were performed in accordance to the above presented vulnera-
bility assessment of the Conjugate Gradient solvers with respect to the selected error
types and locations. In each experiment, a complete run of the solver was performed
while between one and ten errors were injected in a randomly chosen iteration. In these
iterations, a result register of a linear algebra operation was randomly selected to inject
an error. The evaluation below shows the results for applying the Jacobi-preconditioner.
Further results were obtained for the other two preconditioning cases, which do not
show significant differences. These additional results are shown in Appendix E.3.
Figure 7.8 shows themaximum portions of diverged experiments for different numbers of
injected errors and different rounding error thresholds {10−10,10−9,10−8,10−7,10−6}.
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▲ Figure 7.8 — Maximum portion of execution failures (i.e. number of iterations
exceeded iteration limit) with respect to τ ∈ [10−10,10−6].
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The range of rounding thresholds τ was determined individually for each matrix to
avoid false positives in the error-free case. To find appropriate rounding thresholds τ
for the different matrices, the experiments were started with the smallest rounding
error threshold τ = 10−10. In case of a false positive, the rounding error threshold was
increased, while the threshold value was omitted from the experiments.
In the course of the experiments, no silent data corruption occurred. For increasing
numbers of error injection events, the maximum portions of diverged experiments
increases. In case of one error, at least 98.9% of all experiments converged successfully.
When the number of error injections is increased to ten per experiment, then at least
97.8% of all experiments still converged to a correct result.
Larger invariant thresholds τ lead to an increasing number of undetected errors that
can induce additional iterations to the solver executions. These additional iterations can
cause the solver execution to exceed the iteration limit. Smaller invariant thresholds,
however, can cause false positive error detections. The threshold invariants τ = 10−10
and τ = 10−9 induced false positive error detections for seven matrices. For the remain-
ing threshold invariants τ ∈ [10−8,10−6], the evaluated matrices did not cause false
positive error detections.
Figure 7.9 shows the portion of experiments that exceeded the limit of iterations when
the threshold invariant τ was set to 10−6.
Diverged experiments were observed for eight out of 30 matrices. While for single-bit
flip error injections, the portion of diverged experiments ranges from 0.1% to 1.6%, it
ranges from 0.1% to 2.2% for multi-bit flip error injections.
Compared to the unprotected case, the presented fault tolerance technique significantly
increases the number of solver executions that converge to a correct result. For 22 out
of 30 matrices, all solver executions converged to a correct result within the iteration
limit. For the remaining eight matrices, at least 97.8% converged to a correct result in
the presence of up to ten error injection events. Therefore, the presented technique
scales very well with increasing error rates.
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▲ Figure 7.9 — Portion of execution failures (i.e. number of iterations exceeded
iteration limit) with respect to τ = 10−6.
7.5.4 Error Correction Overhead
The overhead for error correction is introduced by additional iterations that are required
for convergence to a correct result in case of errors, compared to the error-free execution.
This error correction overhead is calculated with
Err. correction overhead ∶= ( Protected solver iterations with errors
Unprotected solver iterations without errors
− 1) ⋅ 100%.
Figure 7.10 shows the average overhead for error correction for different numbers of
injected errors and different invariant thresholds τ.
For both single and multi-bit flip error injections, the average overhead for error
correction increases with increasing numbers of error injection events. For single-bit
flip error injections, the overhead ranges from 4.7% for one error injection to 18.82% in
case of ten error injections. In case of one error injection event, the overhead ranges
from 4.7% to 5.3% when the threshold invariant τ is increased from 10−10 to 10−6. At
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▲ Figure 7.10 — Average iteration overhead for error correction with respect to
different τ ∈ [10−10,10−6].
the same time, the overhead ranges from 15.5% to 18.8% when the threshold invariant
τ is increased from 10−10 to 10−6 in the case of ten error injection events.
For multi-bit flip error injections, the overhead ranges from 5.3% for one error injection
to 19.9% in case of ten error injections. When the threshold invariant τ is increased
from 10−10 to 10−6, the overhead ranges from 5.3% to 6.8% in case of one error injection
event. For ten error injection events, the overhead ranges from 16.3% to 19.9%.
7.5.5 Discussion of Experimental Results
The experimental evaluation demonstrated that the presented fault tolerance technique
provides both effective error detection and low runtime overhead. The average run-
time overhead for error detection is 1.7% when no preconditioner is applied, 1.5% for
the Jacobi preconditioner, and 0.2% for the incomplete Cholesky factorization precon-
ditioner. The runtime overhead differs for the evaluated preconditioners since the
preconditioners rely on different operations with diverse runtime. Overall, the observed
runtime overhead is at most only 3.8% in the error-free case. Besides, the runtime
overhead scales very well with increasing problem sizes as it typically decreases for
larger problems.
Compared to unprotected solver executions, this fault tolerance technique increases
the number of correct results significantly despite the presence of errors. In 22 out of
30 evaluated matrices, all experiments converged to a correct result. For the remaining
eight matrices, at least 97.8% of the experiments provided a correct result. In case of one
error injection per solver execution, the average runtime overhead to correct errors is
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6.2% and remains below 15.7% in the worst case. While the runtime overhead to correct
errors increases with increasing number of errors, it is at most 31.1% in case of ten error
events.
Both the low runtime overhead to detect and correct errors as well as the high effective-
ness make this fault tolerance technique highly suitable for applications in the scientific
and engineering domain.
7.6 Parameter Evaluation and Estimation Methods
This section presents the experimental results for the parameter evaluation and esti-
mation methods, which were introduced in Chapter 6. The methods are evaluated at
the example of the approximate computing technique presented in Chapter 5, which
executes the Conjugate Gradient solvers on approximate hardware (cf. Section 7.3)
while adapting the precision according to the changing error resilience between solver
iterations.
The underlying linear operations in the solver are explored by the simulation-based
parameter evaluation method to determine parameters comprising area, delay, power,
energy, and induced approximation error. The obtained power parameters have been
validated against a commercial timing simulation and power estimation tool. The
combined parameter estimation method has been evaluated by estimating energy and
runtime for complete application executions. To validate this approach, the results have
been compared to the results of exhaustive simulation-based parameter evaluations
with respect to the estimation error and the runtime reduction.
All linear operations in the Conjugate Gradient solver are instrumented by replacing
the underlying floating-point operations by a corresponding interface invocation. In
accordance to the experimental evaluation in Section 7.7, the floating-point multiplica-
tions in sparse matrix-vector operations are replaced by their approximate counterparts.
All benchmark matrices from Table 7.2 were evaluated for ten approximation levels
that rely on different numbers of precise mantissa bits following the approximation
model described in Chapter 6.4 (i.e. 2, 7, 17, 22, 27, 32, 37, 42, 47, and 52 precise mantissa
bits). All timing simulations were performed on circuit descriptions for floating-point
addition and multiplication as described in Section 7.3. In the experiments, all floating-
point operations were performed in double-precision floating-point arithmetic for the
solver execution.
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Section 7.6.1 presents the experimental results for the simulation-based parameter
evaluation method, in which the activity, the delay, the power dissipation, and the
approximation error are compared for the different matrices. Section 7.6.2 presents
the validation of the combined parameter estimation method, which combines the
simulation-based and model-based methods to estimate the power dissipation for
complete application executions.
7.6.1 Simulation-based Parameter Evaluation
The simulation-based parameter evaluation method is applied to determine the average
switching activity, the average dynamic power, the maximum delay, and the average
relative error to compare precise and approximate floating-point multiplications in
sparse matrix-vector multiplications. Figure 7.11 compares these observables for the
different matrices with respect to different numbers of precise mantissa bits. Each data
point denotes an obtained observable for one specific matrix.
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▲ Figure 7.11 — Comparison of simulation-based evaluation results for the different
matrices with respect to floating-point multiplication with different numbers of precise
mantissa bits.
The weighted switching activity (WSA) decreases with decreasing number of precise
mantissa bits. The WSA ranges from 100 to 44,162, resulting in a dynamic power
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ranging from 0.013mW to 5.4mW. The maximum delay corresponds to the time of
the last observed transition in the circuit outputs and ranges from 1.4 ns to 8.8 ns. The
relative error increases with decreasing number of precise mantissa bits and ranges
from 2.1⋅10−15 to 0.17.
The simulation-based parameter evaluation method was validated using a commercial
simulation and power estimation tool. The power dissipation results obtained by the
commercial tool Pref are compared to the results of the simulation-based method P by
computing the difference
∆P ∶= P − Pref . (7.1)
Figure 7.12 shows the results of this investigation. Each blue graph denotes a difference
result ∆P for one specific matrix. The red graph denotes the maximum ∆P for a certain
number of precise mantissa bits.
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▲ Figure 7.12 — Comparison of the simulation-based parameter evaluation method
and the commercial tool for the different matrices with respect to the power dissipation.
Figure 7.13 compares the power results in case of 52 precise mantissa bits.
For all evaluated matrices, the deviation between the simulation-based parameter
evaluation method and the commercial tool is on average 5.0% and ranges from 0.1% to
22.5%. This validation shows only small deviations between the results of simulation-
based evaluations and the commercial tool, which allows to draw reliable conclusions
on the evaluated observables. In all evaluated cases, the power results calculated by the
presented method were larger than the results obtained by the commercial tool. Since
these calculated power results are pessimistic, trustworthy conclusions on power and
energy reductions can be provided using these results.
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▲ Figure 7.13 — Comparison of the simulation-based parameter evaluation method
and the commercial tool with respect to power dissipation in case of 52 precise mantissa
bits.
For executions of sparse matrix-vector multiplications using different numbers of
precise mantissa bits, the relative error and energy demand have been determined. The
relative error εrel is computed as
εrel ∶= ∥p − a∥2∥p∥2 (7.2)
with a being a result vector computed on approximate hardware and p being its precise
counterpart. At the same time, the energy demand is computed from the n underlying
floating-point operations in a sparse matrix-vector multiplication (i.e., floating-point
multiplications and floating-point additions) as
Energy ∶= n∑
i=1Poweri ⋅ Ti (7.3)
with Poweri denoting the power dissipation (i.e., leakage and dynamic power) and Ti
denoting the critical path delay of the underlying circuit (i.e., 14.99 ns as discussed
above in Section 7.3). Figure 7.14 compares the relative error and the energy demand
for the different evaluated matrices.
The relative error increases with decreasing number of precise mantissa bits and ranges
from 2.1⋅10−15 to 0.17. The average energy decreases with decreasing number of precise
mantissa bits and ranges from 3.9⋅10−3 J to 4.1⋅10−7 J. When the number of precise
mantissa bits is reduced from 52 to 2, the energy demand is on average decreased by
92.8%.
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▲ Figure 7.14 — Comparison of simulation-based parameter evaluations for sparse
matrix-vector multiplications with different numbers of precise mantissa bits.
7.6.2 Combined Parameter Estimation
To evaluate the estimation-based parameter estimation method, this method has been
applied to assess complete executions of the Conjugate Gradient solver. For each solver
iteration k in the execution of the Conjugate Gradient solver, an instruction interval Ik
has been formed that contains all linear operations with their underlying floating-
point operations (i.e. floating-point additions and multiplications). In the execution
of the solver, the evaluation of the instruction intervals has been switched between
simulation-based evaluations and model-based estimations as follows: Simulation-based
evaluations are performed for representative instruction intervals that comprise the
first instruction interval I0 and all instruction intervals Ik that follow an adaption of
the underlying approximation error (i.e., the first iteration after an adaption). Such
adaptions of the underlying precision-configurable approximation techniques can occur
between solver iterations. The remaining instruction intervals are evaluated by the
model-based estimation method that mimics the approximation error.
Using the power dissipation results obtained from the performed timing simulations,
the combined parameter estimation method estimates the power dissipation of the
remaining instruction intervals as follows: As explained in Chapter 6.5 in detail, power
dissipation results obtained for an instruction interval are used as estimations for sub-
sequent instruction intervals until the underlying approximation technique is adapted.
Based on these power estimations, the method estimates the energy demand for whole
solver executions using Equation 6.13. To validate this scheme, the energy estimations
were compared to the results obtained from exhaustive explorations, in which all in-
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struction intervals during the solver execution are evaluated using timing simulations.
The iteration limit was set to 1000 iterations to maintain a feasible evaluation time (i.e.
maximum 14 days per experiment).
Figure 7.15 shows the relative error between estimation-based and simulation-based
investigations of the energy demand.
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▲ Figure 7.15 — Relative error between estimation-based and simulation-based inves-
tigations of the energy demand.
The error in the energy estimation is on average 5.8% and ranges from 1.8% to only
13.0% when the estimation-based and simulation-based methods are compared. For
18 matrices, the energy estimation error is less than 6.0%. In all evaluated cases, the
energy estimation is larger than the energy determined by timing simulations. Such
small estimation errors allow to draw reliable conclusions from the results obtained by
the estimation-based method.
The runtime of the estimation-based method was compared to the runtime of exhaustive
explorations by computing the speedup as
Speedup ∶= Runtime of simulation-based method
Runtime of estimation-based method
The results of this evaluation are shown in Figure 7.16.
When compared to exhaustive explorations, the parameter investigation runtime is
reduced for all matrices by the estimation-based method. The speedup is on average
149.3x and ranges from 4.5x (i.e. 157.9 s to 34.8 s) to 414.9x (i.e. 5707.4 s to 13.8 s). For
28 out of 30 matrices, the speedup is at least 54.7x. The speedup can be explained by
the significantly reduced number of solver iterations that are evaluated by compute-
intensive timing simulations. In the worst case, at most 10 solver iterations are mapped
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▲ Figure 7.16 — Speedup of the estimation-based parameter estimation method com-
pared to exhaustive simulation-based parameter evaluations.
to timing simulations, since 10 approximation levels are available for each solver
execution. With increasing number of iterations that are required for convergence to
correct results, larger speedups are achieved. The minimum speedup of 4.5x is observed
with Matrix Muu and can be explained by the low number of iterations (i.e. ≈ 17) that
are required to solve linear equations for this matrix.
Both small estimation errors along with significant speedups show that the presented
approach enables the efficient and effective exploration of parameters.
7.6.3 Discussion of Experimental Results
The experimental results above show that the presented parameter evaluation and
estimation methods investigate application executions on approximate computing
hardware with low parameter evaluation runtime and high accuracy. In the simulation-
based evaluation of floating-point operations, the deviation between the observed power
results and the results of a commercial tool is on average 5.0% and ranges from 0.1%
to 22.5%. Such small deviations allow to draw reliable conclusions for the determined
observables.
For complete application executions, the combined estimation method determines
essential parameters like the power dissipation with significant speedups and high
accuracy. In the evaluation of complete solver executions, the observed speedup is
up to 414.9x while providing energy estimations that only deviate by less than 13.0%
when compared to exhaustive explorations that map all underlying operations to timing
simulations. On average, this parameter estimationmethod provides a speedup of 149.3x
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and an estimation error of 5.8%. The presented approach allows to draw trustworthy
results, since all obtained energy estimations were pessimistic compared to the results
obtained from exhaustive simulations.
7.7 ConjugateGradient solvers onApproximateCom-
puting Hardware
This section evaluates the technique that enables the execution of the Conjugate Gra-
dient solvers using approximate hardware, which was presented in Chapter 5. This
technique has been evaluated with respect to the influence of approximation errors
on the solver iterations for correct convergence, the reduction in energy as well as the
resulting energy efficiency. Besides, the utilization of the available precision degrees
over the course of the solver progress have been analyzed.
The experimental parameters were set as follows: At runtime, the floating-point multi-
plications in the sparse matrix-vector multiplication were replaced by their approximate
counterparts. For each matrix, 3000 experiments were performed. Each experiment
comprised a single execution of the Conjugate Gradient solver with approximated
matrix-vector multiplications. The rounding error threshold used in the comparison of
floating-point values was set to 10−7. The error resilience in the solver was estimated
each 20 iterations and evaluated by the fault tolerance technique (cf. Chapter 5.2)
each 10 iterations. For each matrix, the step function H(δ(k)) was calibrated once
following the procedure discussed in Chapter 5.4. In each experiment, ten approx-
imation levels were utilized that rely on specific numbers of precise mantissa bits
p ∈ {2,7,17,22,27,32,37,42,47,52}. All experiments converged to a correct solution.
In the experiments, the influence of the utilized preconditioning technique has been
evaluated. The experimental results shown below were obtained using the Jacobi
preconditioner. Further results were obtained for the other two preconditioning cases,
which are summarized in Appendix E.4.
7.7.1 Solver Iterations
The introduction of approximation errors into the iterative solver process may induce
some additional iterations required for convergence to a correct result. From the
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evaluated experiments, the iteration overhead is computed as
Iteration overhead ∶= ( Iterations for execution on approximate hardware
Iterations for execution on precise hardware
− 1) ⋅ 100%.
Figure 7.17 shows the additional iterations induced by approximation errors compared
to the number of iterations that are required by the solver when executed on precise
hardware.
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▲ Figure 7.17 — Average number of iterations on approximate hardware compared
to the execution on precise hardware.
The evaluated matrices are ordered by the number of non-zero elements. The increase
in the number of iterations is on average only 5.6% and ranges from 0% to 26.1%. For 25
matrices, the number of iterations is only increased by at most 11%. For the matrices
Muu, nd3k, and G3_circuit, no iteration overhead was observed.
Low iteration overheads are favorable as each additional iteration demands some
additional energy, which can cancel the energy efficiency gain achieved by approximate
hardware in the worst case. The iteration overhead that is associated with the presented
technique is often very low.
7.7.2 Energy
To evaluate the energy demand, the operations in the Conjugate Gradient solver were
evaluated by the combined parameter estimation scheme presented in Chapter 6.5
that relies on both gate-level timing simulations and model-based evaluations of the
approximation. This method evaluated at least one complete solver iteration for each
approximation level using timing simulations to determine the power dissipation.
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Following Equations 6.3 and Equation 6.5, the power dissipation is obtained from the
activity information provided by the timing simulation and the energy information
given in the standard cell library. Using these results, the energy for complete solver
executions is estimated using Equation 6.13. In the remaining solver iterations, the
software-based approximation model was applied to introduce approximation errors.
Both the software-based model and the timing simulations evaluated the underlying
floating-point operations in double-precision arithmetic.
The obtained results for energy are compared to the energy that is required to execute
the solver on precise hardware without approximation errors as follows:
CEnergy ∶= (Energy for execution on approximate hardwareEnergy for execution on precise hardware ) ⋅ 100%. (7.4)
Figure 7.18 shows the demanded energy for executing the solver on approximate
hardware compared to the execution on precise hardware.
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▲ Figure 7.18 — Estimated energy demand to execute the solver on approximate
hardware compared to the execution on precise hardware.
The caseCEnergy = 100% denotes the scenario inwhich the energy demand for executing
the solver is equal on approximate hardware and precise hardware. Lower values in
CEnergy denote reductions in energy to execute the solver while still obtaining correct
results. Such a reduction in energy can be observed for 27 matrices compared to
executing the solver on precise hardware. For these matrices, the energy demand is on
average reduced by 26.9% and in total up to 66.7%. For 14 matrices, the energy demand
is reduced by at least 25%.
Figure 7.19 shows the contribution of the underlying fault tolerance technique within
the energy demand of solver executions on approximate hardware. This energy demand
is compared to the energy demand of solver executions on precise hardware.
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▲ Figure 7.19 — Contribution of the underlying fault tolerance technique within the
energy demand for solver executions on approximate hardware.
The energy demand of the fault tolerance technique is on average 6.0% and ranges from
0.7% to 13.6% compared to the total energy demand of solver executions on approximate
hardware. This low energy overhead is favorable to execute the Conjugate Gradient
solver using approximate hardware with significantly reduced energy demand.
7.7.3 Energy Efficiency
The energy efficiency is evaluated using theWatt-per-MIPS2 metric that is based on the
energy-time product metric (cf. Equation 2.45).
As discussed in Section 7.6.1, the power dissipation changes by adapting the approxima-
tion level (i.e. adapting the number of precise mantissa bits). As the power dissipation
can change between solver iterations, the average power dissipation PowerAVG in a
complete solver execution is computed from the power dissipation in single solver
iterations k with
PowerAVG ∶= n∑
k=1
Average power dissipation in iteration k
n
(7.5)
with n denoting the total number of iterations required for correct convergence.
Let Tsolver denote the solver execution runtime. With Tsolver = instruction count/MIPS,
the energy-time product metric is
Energy-time product = PowerAVG ⋅ ( Tsolverinstruction count)2 = WattMIPS2 . (7.6)
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From the obtained power dissipation results, the gain in energy efficiency Gη is com-
puted and compared for executions on approximate and precise hardware as follows:
Gη ∶= ( Watt-per-MIPS2 for execution on precise hardwareWatt-per-MIPS2 for execution on approximate hardware) ⋅ 100% . (7.7)
The results of this evaluation are shown in Figure 7.20.
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▲ Figure 7.20 — Gain in energy efficiency for solver executions on approximate
hardware compared to executions on precise hardware.
In this evaluation, the case Gη = 100% denotes the scenario in which executing the
solver on approximate hardware and precise hardware lead to equal energy efficiency.
Values in Gη below 100% refer to decreased energy efficiency when the solver is
executed on approximate hardware. At the same time, values in Gη larger than 100%
denote improved energy efficiency. The energy efficiency is improved for 23 matrices
compared to executing the solver on precise hardware. In case of these matrices, the
largest energy efficiency gain is 300.4%, while the average energy efficiency gain is
148.0%. For 14 out of 30 matrices, the energy efficiency is at least increased by 25%.
7.7.4 Utilization of Approximation Levels
Over the course of the solver iterations, the induced approximation error was adapted
according to the changing error resilience. Figure 7.21 shows the adaption of approxi-
mation levels for single solver executions at the example of matrices bodyy4, bcsstk16,
Kuu, and crankseg_1. The utilized approximation level is denoted with respect to the
number of precise mantissa bits.
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▲ Figure 7.21 — Adaption of approximation levels in the course of the solver execu-
tions.
The available approximation levels were utilized to different extents during the evaluated
solver executions. To gain an insight into the approximation level utilization for all
matrices, the average number of precise mantissa bits pAVG was computed as
pAVG ∶= n∑
i=1
pi ⋅ (Number of iterations spent with pi precise mantissa bits)
Total number of iterations
(7.8)
with pi ∈ {2,7,17,22,27,32,37,42,47,52} denoting the number of precise mantissa
bits. Figure 7.22 shows the results of this investigation. The whiskers denote the
minimum and maximum number of precise mantissa bits that were utilized in the
solver executions.
In the evaluation, 16 out of 30 matrices required full precision (i.e. 52 precisely computed
mantissa bits) to convergence to correct results. At the same time, 5 matrices required
only 47 precise mantissa bits to provide correct results. The minimum number of precise
mantissa bits was required by matrix Muu, which only required 27 precise mantissa
bits. The average number of precise mantissa bits pAVG that was utilized during solver
executions ranges from 9.5 to 51.7. Besides, 9 out of 30 matrices used 2 precise mantissa
bits in a portion of the solver execution.
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▲ Figure 7.22 —Minimum, maximum and average precision over the course of the
solver executions.
The utilization of the available approximation levels is evaluated by counting the
number of iterations that used a specific approximation level. The utilization U(pi) of
an approximation level that relies on pi precise mantissa bits is computed as:
U(pi) ∶= (Number of iterations spent with pi precise mantissa bitsTotal number of iterations ) ⋅ 100%.
Figure 7.23 shows the results of this evaluation with respect to the number of precise
mantissa bits.
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52 47 42 37 32 27 22 17 12 7 2▲ Figure 7.23 — Average utilization of available precisions over the course of the
solver execution.
The maximum approximation level (i.e. 2 precise mantissa bits) was utilized in 2.2% of
the iterations. The most heavily used approximation level relies on 42 precise mantissa
bits and was applied on average in 30.7% of all evaluated solver iterations.
The different matrices use the available precision levels to different extents. While
matrices nos3, nasa2146, ex9, bodyy5, and G3_circuit, for instance, rely on a single
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precision for the majority of solver iterations, matrices like bcsstk13, s3rmq4m1, and
bcsstk16 rely on multiple different precisions over the course of the solver iterations.
7.7.5 Discussion of Experimental Results
The experimental evaluation showed that the adaptive method presented in Chapter 5
enables the execution of the Conjugate Gradient solvers using approximate hardware
and, at the same time, often achieves increased energy efficiency while still ensuring
correct solver results. When compared to executions on precise hardware (i.e. without
approximation errors), the energy efficiency is increased for 23 out of 30 matrices. For
the evaluated matrices, the energy efficiency was improved by up to 200.4%. On average,
the energy efficiency is increased by 48.0%.
The introduction of approximation errors into the solver execution increased the solver
runtime by at most 26.1% compared to executions on precise hardware. On average,
the runtime is only increased by 5.6%. This low runtime overhead can be explained
by the adaption of the induced approximation error according to the changing error
resilience at runtime. Although the runtime of the solver execution is increased, the
energy is reduced by up to 66.7%. The average reduction in energy is 26.9%.
The increased energy efficiency comes at the cost of a few additional solver iterations and
low energy overhead by the underlying fault tolerance technique. This fault tolerance
technique is highly suitable to monitor the solver execution on approximate hardware
since its energy demand is on average 29.1x lower than the energy demand of the solver
execution. At the same time, the demand for trustworthy results is still satisfied since
this technique ensures correct results despite the introduction of approximation errors.
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Conclusion
The high computational power of heterogeneous computer architectures plays an
essential role in accelerating complex tasks in scientific computing and simulation
technology. The sustained demand for short execution times is satisfied by mapping
algorithmic parts to matching components in these computer architectures, which can
result in reduced runtimes.
Continuous improvements in computer architecture and semiconductor technology
scaling have largely driven the increase in computational performance over the past
decades. Continued technology scaling, however, increasingly imposes serious threats
to the reliability and efficiency of upcoming semiconductor devices. Modern nano-
scaled semiconductor devices become increasingly vulnerable to a growing spectrum
of different reliability threats which can cause crashes or erroneous application results
without indication. However, the explanatory and predictive power of computed results
increasingly supports decision-making processes, which demands high reliability to
obtain trustworthy results. Future manufacturing processes will allow even smaller
chip feature sizes, which makes the integration of fault tolerance techniques mandatory.
Fault tolerance techniques can be applied to different system layers and typically rely on
different forms of redundancy to ensure the correct service in a system. Software-based
fault tolerance techniques protect algorithmic tasks in applications, for instance, by
targeting faults that manifest themselves as errors at the software and application
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layer. Different techniques like algorithm-based fault tolerance (ABFT) add appropriate
operations to detect and correct errors at runtime. A central challenge in integrating
such software-based measures lies in the runtime overhead that is induced by such
additional operations.
With the end of Dennard scaling, a power density problem emerged that can cause unac-
ceptable chip power dissipation and thermal issues unless central scaling parameters are
fixed between technology generations. The approximate computing paradigm allows to
trade-off precision for efficiency gains with respect to power, energy, execution times,
computational performance, and chip area. Different concepts have been proposed
for heterogeneous and approximate computer architectures that combine approximate
memories and processing elements with their precise counterparts. While approximate
computing is a promising solution to tackle upcoming energy challenges by exploiting
the error resilience in applications, scientific applications, however, often induce strict
accuracy demands and offer rather low error tolerance. Such strict accuracy demands
require careful utilization of approximation techniques.
This thesis has introduced fault tolerance and approximate computing methods that
enable the reliable and efficient execution of linear algebra operations and Conjugate
Gradient solvers using heterogeneous and approximate computer architectures. A fault
tolerance technique for sparse matrix-vector multiplications has been presented that
detects and implicitly locates errors in erroneous operation results with low runtime
overhead and high error coverage. This fault tolerance technique exploits the insight
that even high error rates typically do not cause errors in complete matrix operation
results, but only in small parts. To avoid false-positive error detections in the presence of
rounding errors, a rounding error bound has been presented that distinguishes harmful
errors from inevitable rounding errors that occur in floating-point arithmetic.
A fault-tolerant Conjugate Gradient solver has been introduced that exploits that arbi-
trary successive iterations in the Conjugate Gradient solvers are related to each other
by different inherent relations. To ensure the convergence of these solvers to correct
results, the fault tolerance technique detects and corrections errors by evaluating these
relations with very low runtime overhead. As the underlying assumptions are inde-
pendent of the utilized preconditioning operation, the presented technique can protect
both, the CG and the PCG solver.
An adaptivemethod that enables the Conjugate Gradient solvers on approximate computing
hardware ensures convergence to correct results with reduced energy demand. This
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method instruments the fault-tolerant Conjugate Gradient solver to monitor the changing
error resilience at runtime and to adapt the induced approximation error accordingly.
Parameter evaluation and estimation methods have been introduced, which deter-
mine the achieved computational efficiency for application executions on approximate
hardware with respect to the induced approximation error as well as delay, switching
activity, power, and energy. An underlying combined parameter estimation method
enables fast and accurate investigations by combining highly accurate gate-level timing
simulations with light-weight software-based models to estimate different parameters
for long-running application executions.
The presented fault tolerance techniques were evaluated on a heterogeneous computing
system with respect to the runtime overhead to detect and correct errors, as well as the
error coverage. When the presented fault-tolerant sparse matrix-vector multiplication
is compared to the traditional ABFT approach, the runtime overhead to detect and
correct errors is on average reduced by 63.9%. At the same time, the error coverage is
improved by up to 155%. Compared to unprotected executions, the fault-tolerant Conju-
gate Gradient solver induces an average error detection runtime overhead of 1.5%. For
the different evaluated benchmark matrices, at least 97.8% of the experiments provided
a correct result in case of errors. For 22 out of 30 evaluated matrices, all experiments
converged to a correct result. The runtime overhead induced by both presented fault
tolerance techniques scales with increasing problem size. The experimental evaluation
also showed that the Conjugate Gradient solvers can be executed using approximate
hardware by dynamically adjusting the approximation error according to the chang-
ing error resilience. When compared to executions on precise hardware, the energy
efficiency is increased for 23 out of 30 evaluated matrices. While the average increase
in energy efficiency is 48.0%, the maximum increase is 200.4%. The increased energy
efficiency comes at the cost of a few additional solver iterations. Experimental results
for the parameter evaluation and estimation methods have shown that the underlying
approach estimates parameters like the energy for complete application executions
with significantly reduced runtime and high accuracy. For the evaluation of complete
solver executions, this approach allowed speedups of up to 414.9x and provided energy
estimations that only deviate by less than 13.0%.
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Linear Solvers and Preconditioners
A.1 The Conjugate Gradient Solver
The description of the Conjugate Gradient solver in Algorithm 2 follows [Saad03, pp.
199-200].
Input: A,b, x(0), ϵa, ϵr, kmax
Output: The result of solving the system Ax = b: x(k+1)
Data: p(k), r(k), δ(k)
/* Preparation of CG */
1 r(0) ← b − Ax(0) ; // Initial residual vector
2 p(0) ← r(0) ; // Initial search direction
3 δ0 ← r(0)Tr(0); // Initial residual
4 k ← 0
/* (Continued on the next page) */
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/* CG loop */
5 while (δ(k) > ϵ2a)∧ (δ(k)/δ(0) > ϵ2r )∧ (k < kmax) do
6 w(k) ← Ap(k);
7 α ← δ(k)
p(k)Tw(k) ;
8 x(k+1) ← x(k) + αp(k); // Next intermediate result
9 r(k+1) ← r(k) − αw(k); // Update residual vector
10 δ(k+1) ← r(k+1)Tr(k+1)
11 β ← δ(k+1)
δ(k) ;
12 p(k+1) ← r(k+1) + βp(k+1); // New search direction
13 k ← k + 1;
14 end
Algorithm 2: The Conjugate Gradient Solver algorithm.
A.2 Preconditioners
The description of the Jacobi preconditioner in Equation A.1 and the description of the
Incomplete Cholesky Factorization preconditioner in Equation A.2 follow [Golub13, chp.
11.5].
Let A ∈Rn×n be a positive-definite matrix:
The Jacobi preconditioner matrix MJacobi is
MJacobi ∶= diag(A) (A.1)
with diag(A) being the diagonal matrix of matrix A.
The preconditioner matrix MICC used by the Incomplete Cholesky Factorization precon-
ditioner is
MICC ∶= HHT (A.2)
so that for all nonzero aij, [HHT]ij = aij. At the same time, H is a sparse lower
triangular matrix so that if
R ∶= HHT − A (A.3)
then aij ≠ 0⇒ rij = 0.
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Dependability Attributes
The following definitions follow the taxonomy of [Pradh96] and [Koren07].
Definition B.1 (Lifetime of a system) Given a system that provides its specified
correct service at time t = 0, the lifetime T of a system denotes the time until the system
fails (i.e. permanent system failure - the delivered service by the system deviates from
the correct service permanently).
The lifetime T is a random variable.
Definition B.2 (Failure probability function) The failure probability function
F(t) is the probability that a system will fail at or before time t with
F(t) ∶= Prob{T ≤ t} . (B.1)
Definition B.3 (Probability density function of lifetime T) With T being the
lifetime of a system, f(t) denotes the probability density function with
f (t) ∶= dF(t)
dt
. (B.2)
152 Appendix B ● Dependability Attributes
Being a probability density function, f (t) must satisfy ∀t ≥ 0 ∶ f (t) ≥ 0 and∫ ∞0 f (t)dt = 1. Both functions are related through
F(t) = ∫ t
0
f (s)ds. (B.3)
Definition B.4 (Reliability) The reliability R(t) of a system is the probability that
a system provides its specified correct service at least for the time period t with
R(t) ∶= Prob{T > t} = 1− F(t). (B.4)
Definition B.5 (Mean time to failure) The mean time to failure (MTTF) denotes
the average time in which a system provides its specified correct service until a failure
occurs. This measure is the expected value of the lifetime E[T] with
MTTF ∶= E[T] = ∫ ∞
0
t ⋅ f (t)dt = ∫ ∞
0
R(t)dt. (B.5)
Definition B.6 (Mean time between failures) For a repairable system, the mean
time between failures (MTBF) denotes the average time between failures of a system.
With the time to repair the system (i.e. detect and isolate faulty component, replace
component, verify successful fault removal) being denoted by the mean time to repair
(MTTR), the MTBF is
MTBF ∶= MTTF+MTTR. (B.6)
Definition B.7 (Failure rate) The failure rate λ is the number of failing systems
per time unit t compared to the number of surviving systems N.
λ(t) = f (t) ⋅N(1− F(t)) ⋅N (B.7)
Failure rates are expressed using the FIT rate which corresponds to the number of
failures that can be expected in 109 operation hours.
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C
Floating-point Arithmetic
This appendix chapter gives an overview of floating-point arithmetic and discusses
the sources of rounding errors that can occur in finite-precision formats. Besides, this
appendix chapter briefly discusses the basic formats and concepts that are defined in
the IEEE Standard 754™-2008 [IEEE 08].
C.1 Floating-point Numbers
Scientific and engineering computing among other disciplines heavily relies on real
numbers in their underlying computer-based modeling and simulation techniques.
Today, the most widely used approach to represent real numbers is constituted by
floating-point arithmetic that follows the IEEE Standard 754™-2008 [IEEE 08]. The
discussion of floating-point arithmetic below follows [Mulle10] and [Golub13, chp.
2.7.2].
A floating-point number x is determined by the combination of a sign s, a radix β, a
normalized significand m and an exponent e with
x = (−1) ⋅ βe ⋅m . (C.1)
A set of parameters determines the precision and the value range of the floating-point
representation:
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• The sign s ∈ {0,1} corresponds to the sign of x.
• The radix (or base) β is an integer value and β ≥ 2.
• The precision p determines the number of digits in the significand and p ≥ 2.
• Two integer values emin and emax are used to delimit the value range of the
exponent with emin < 0 < emax.
• The exponent e is an integer with emin ≤ e ≤ emax.
• The normal significand m is a number 0 ≤ ∣m∣ < 2.
Normalization ensures a unique representation for each floating-point number as it
inherently selects representations for which the exponent is minimal. In case 1 ≤∣m∣ < 2, the underlying floating-point number x is a normal number. For radix β = 2,
normalization allows to save one bit, which can be implicitly stored and, at the same
time, allows to increase the precision p for the significand m by one bit.
In case of e = emin and ∣m∣ < 1, the underlying floating-point number x does not satisfy
the normalization condition 1 ≤ ∣m∣ < 2. These numbers are called denormal numbers
(in the literature, the term subnormal numbers is also used). Denormal numbers fill the
gap between the smallest representable, normal floating-point number and zero. By
filling this gap, denormal numbers allow so-called gradual underflow, which causes a
slow loss of precision instead of an abrupt loss.
C.2 Rounding and Rounding Errors
Generally, floating-point numbers comprise a limited number of digits that allows to
represent a finite set of rational numbers. To represent a real number in a certain
floating-point format, the number has to be rounded to a suitable adjacent floating-
point number. Besides, rounding is also often necessary to represent the result of
floating-point operations in the underlying floating-point format. The difference that is
introduced by a rounding operation is the so-called rounding error.
Different rounding modes can be defined that determine how a number is rounded to a
finite floating-point number using a rounding function. For instance, the four rounding
modes that appear in IEEE Standard 754™-2008 are:
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• The round-towards-minus-infinity rounding mode maps a number x to RD(x).
The function RD(x) computes the largest floating-point number less than or
equal to x, possibly −∞.
• The round-towards-plus-infinity rounding mode maps a number x to RU(x). The
function RU(x) computes the smallest floating-point number greater than or
equal to x, possibly +∞.
• The round-towards-zero rounding mode maps a number x to RZ(x). The function
RZ(x) computes the adjacent floating-point number to x that is not greater in
magnitude than x.
• The round-to-nearest rounding mode maps a number x to RN(x). The function
RN(x) computes the closest floating-point number to x. In the case that x
is located exactly halfway between two adjacent floating-point numbers, a so
called tie-breaking rule is required. A widely-used tie-breaking rule is round-to-
nearest-even which maps x to the floating-point number with even significand
m. Important properties of an appropriate tie-breaking rule are sign symmetry
RN(−x) = −RN(x), lack of statistical bias, and reproducibility.
Different properties that are satsified by arithmetic on real numbers do not apply
in floating-point arithmetic. In general, floating-point additions and multiplications
are neither associative (i.e. a + (b + c) ≠ (a + b) + c) nor distributive (i.e. a ⋅ (b + c) ≠
a ⋅ b + b ⋅ c).
C.3 IEEE Standard for Floating-Point Arithmetic
The IEEE Standard 754™-2008 [IEEE 08] defines binary and decimal floating-point
number formats and provides methods for floating-point arithmetic in single, double, ex-
tended, and extendable precision, while it recommends formats for data interchange. The
computationmethods described in this standard ensure identical results of floating-point
operations independent of the underlying implementation, which can be performed
in hardware, software, or both. The standard defines computation methods for addi-
tion, subtraction, multiplication, division, fused multiply-add, square root, compare,
and other operations. At the same time, the standard specifies conversion algorithms
between integer and floating-format as well as between different floating-point formats.
Besides specifications of formats, the standard defines exception conditions such as
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non-representable numbers (i.e. Not-a-Number, NaN ), and provides handling solutions
for these conditions.
The standard specifies floating-point number formats using four parameters, namely
a radix β ∈ {2,10}, the precision p, as well as emax and emin which are constrained
by emin = 1 − emax. It also specifies, that the following floating-point numbers are
representable by any floating-point format:
• Signed zero and non-zero floating-point numbers following Equation C.1 for
which the sign is either 0 or 1. Besides, the exponent is an integer emin ≤ e ≤ emax
and m is represented by a finite digit string containing p digits di, 0 ≤ di ≤ β and
therefore 0 ≤ m < β.
• Two infinites, −∞ and +∞.
• Two not-a-number representations (NaNs), a quiet NaN (qNaN ) and a signaling
NaN (sNaN ).
Floating-point numbers according to IEEE Standard 754™-2008 have a unique encoding
using k bits. The standard ensures unique encodings my maximizing the significand
while decreasing the exponent e until either e = emin or m ≥ 1. The encoding of
floating-point numbers in k bits relies on the following three fields:
1. A sign bit S.
2. A biased exponent E = e + bias comprising w bits.
3. A trailing significand field Twith t = p−1 bits, where the leading digit is implicitly
encoded in the biased exponent E.
The three fields are concatenated in the form (S,E,T), such that the sum for the lengths
of the bit fields equals k with 1+w + t = k. Different types of precision are specified in
Table C.1 that determine specific values for k, p, t, w, and bias. The encoding of the
biased exponent E distinguishes normal and subnormal numbers, as well as it reserves
unique encodings for ±0, ±∞ and NaNs. Values in the biased exponent E in the range[1,2w − 2] encode normal floating-point numbers, while the reserved value 0 encodes±0 as well as denormal numbers. Besides, the value 2w − 1 encodes ±∞ and NaNs.
The representation r for a floating-point number and its corresponding value v are
computed from the fields S,E, and T as follows:
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• For E = 2w − 1 and T ≠ 0, r is qNaN or sNaN and v is NaN.
• For E = 2w − 1 and T = 0, r and v = (−1)S ⋅ (+∞).
• For 1 ≤ E ≤ 2w − 2, r is (S, (E − bias), (1 + 21−p ⋅ T)). The value of the floating-
point number is v = (−1)S ⋅ 2E−bias ⋅ (1 + 21−p ⋅ T). Therefore, normal numbers
have an implicit leading significand bit of 1.
• For E = 0 and T ≠ 0, r is (S, emin, (0+ 21−p ⋅ T)). The value of the floating-point
number is v = (−1)S ⋅ 2emin ⋅ (0+ 21−p ⋅ T). Subnormal numbers have an implicit
leading significand bit of 0.
▼ Table C.1 — Parameters of the IEEE 754-2008 standard for floating-point number
formats adopted from [IEEE 08].
Parameter binary16 binary32 binary64 binary128
k, storage width in bits 16 32 64 128
p, precision in bits 11 24 53 113
emax, maximum exponent e 15 127 1023 16383
bias, E − e 15 127 1023 16383
sign bit 1 1 1 1
w, exponent field width in bits 5 8 11 15
t, trailing significand field width in bits 10 23 52 112
Following Table C.1, the machine epsilon (cf. Equation 3.11) for single and double
precision number formats is therefore:
εM ∶= 2−(p−1) = 2−23 ≈ 1.19 ⋅ 10−7 (Single precision). (C.2)
εM ∶= 2−(p−1) = 2−52 ≈ 2.22 ⋅ 10−16 (Double precision). (C.3)
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D
Additional Proofs
D.1 Rounding Error Bound for Sparse Matrices
This section describes the derivation of Equation 3.13 from Chapter 3. The derivation
is based on the following assumptions: The matrix-vector multiplication r ∶= Ab is
computed in floating-point arithmetic with machine epsilon εM (cf. Equation 3.11) and
A ∈Rn×n, b, r ∈Rn×1. For this multiplication, an operand checksum vector t ∈Rm′×1
and a result checksum vector t∗ ∈Rm′×1 are computed following Equations 3.5 and 3.6.
The derivation is based on the numerical analysis for the underlying operations (i.e.
inner products and matrix-vector products), which shows that the elements in the
rounding error bound vector for sparse matrix operations τk are bounds for the maximum
difference between the floating-point representations of the checksums tk and t∗k :
∣ f l(t∗k)− f l(tk)∣ < τk . (D.1)
In the course of the numerical analysis, rounding error bounds for the underlying linear
operations are composed to form upper bounds τˆk. Finally, it will be shown that the
presented rounding error bound τk is equal to the rounding error bound τˆk derived
during numerical analysis: τk = τˆk.
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The required rounding error bounds follow the results in [Chowd96], which are briefly
introduced below. The interested reader can find a detailed introduction for example
in [Golub13], Section 2.7.2.
A central element of such a numerical analysis is the mapping of real numbers to a
floating-point representation. Let εM be the machine epsilon (i.e. the machine rounding
error) for floating-point operations and let x ∈R.
The function f l(x) maps x to the floating-point representation of x:
f l(x) ∶= x(1+ δ), with ∣δ∣ ≤ εM . (D.2)
For any basic arithmetic operation op (i.e. +,−, ⋅, /) performed in floating-point arith-
metic on x, y ∈R using machine epsilon εM, the function f l(x op y) satisfies
f l(x op y) ∶= (x op y)(1+ δ), with ∣δ∣ ≤ εM . (D.3)
The order in which multiple floating-point operations are being performed deter-
mines the induced rounding error, since floating-point operations are not associative
( f l(x op f l(y op z)) ≠ f l( f l(x op y) op z)). For this reason, rounding error bounds
that cover more than two floating-point operations are determined by the order in
which the floating-point operations are being performed.
The rounding error that occurs in summations is bounded as follows. Let {xi ∣ xi ∈R}
be a set of n numbers. The sum of this set f l(∑ni=1 xi) computed in floating-point
arithmetic in the order i = 1,2, ...n satisfies:
f l( n∑
i=1 xi) ∶=∑ni=1 xi(1+ δi) (D.4)
with δi being the upper rounding error bound with
∣δ1∣ < (n − 1)εM and∣δi∣ < (n + 1− i)εM (1 < i ≤ n)
and εM being the machine epsilon.
The rounding error that occurs in inner products is bounded as follows. Let x and y
be two vectors that contain n elements xi, yi ∈ R. The floating-point representation
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of the inner product between these two vectors computed in floating-point arithmetic
f l(xTy) satisfies
f l(xTy) ∶= f l( n∑
i=1 xiyi) =
n∑
i=1 xiyi(1+ δi) (D.5)
with δi being the upper rounding error bound with
∣δ1∣ < nεM and ∣δi∣ < (n + 2− i)εM, (1 < i ≤ n) .
The difference between the result of the inner product xTy and its floating-point
representation f l(xTy) can be bounded by:
∣ f l(xTy)− xTy∣ ≤ n ⋅ εM∥x∥2∥y∥2 . (D.6)
In the following, rounding error bounds are derived for the different underlying linear
operations that are performed for each fault-tolerant sparsematrix-vector multiplication
as presented in Chapter 3.3. The presented analytical rounding error bound τk in
Equation 3.13 relies on the number of non-empty columns n′k in a row block matrix Ak
to determine the maximum difference between the operand tk and result checksums
elements t∗k .
The difference between the k-th operand checksum element tk and its floating-point
representation f l(tk) is bounded by
∣ f l(tk)− tk∣ < σk ⋅ εM ⋅ σk∑
i=1 ∣[w(k)]i∣ ⋅ ∥[Ak]i∥2∥b∥2 + n′k ⋅ εM ⋅ ∥[C]k∥2∥b∥2. (D.7)
with w(k) being the k-th (1 × σ)-weight vector and 1 ≤ k ≤ m′. The term σk is the
number of rows in block k and n′k is the number of non-zero columns in Ak. The term[Ak]i denotes the i-th row in row block k and the term [C]k is the k-th row in C.
Proof: The floating-point representation of a checksum element ci,j in the checksum
matrix C is
f l(ck,j) ∶= f l ([w(k)Ak]j) = σk∑i=1[w(k)]i ⋅ [Ak]i,j ⋅ (1+ δi) (D.8)
with δi being the upper rounding error bound and
∣δ1∣ < σk ⋅ εM and ∣δi∣ < (σk + 2− i) ⋅ εM for 1 < i ≤ σk
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which follows from the direct application of Equation D.4. The floating-point represen-
tation of an operand checksum element f l(tk) is
f l(tk) ∶= f l ⎛⎝ n∑j=1 f l(ck,j) ⋅ bj⎞⎠ =
n∑
j=1 f l(ck,j) ⋅ bj ⋅ (1+ δj)
= n∑
j=1
σk∑
i=1 ([w(k)]i ⋅ [Ak]i,j) ⋅ bj ⋅ (1+ [ξk]i,j)(1+ δj) (D.9)
with [ξk]i,j being the upper rounding error bound and ∣[ξk]1,j∣ < σk ⋅ εM and ∣[ξk]i,j∣ <(σk +2− i) ⋅ εM with 1 < i ≤ σk. The difference between the operand checksum elements
tk and its floating-point representation f l(tk) is:
∣ f l(tk)− tk∣ = ∣ n∑
j=1
σk∑
i=1[w(k)]i ⋅ [Ak]i,j ⋅ bj ⋅ (1+ [ξk]i,j)(1+ δj)−
n∑
j=1 ck,j ⋅ bj∣ (D.10)
By reorganizing the terms, applying the triangle inequality while neglecting quadratic
contributions of the machine epsilon O(ε2M), the difference can be bounded by:
∣ f l(tk)− tk∣ ≤ n∑
j=1
σk∑
i=1∣[w(k)]i ⋅ [Ak]i,j ⋅ bj ⋅ [ξk]i,j∣+
n∑
j=1∣ck,j ⋅ bj ⋅ δj∣ (D.11)
An upper estimation can be formulated for this difference: With n′k being the number of
non-zero columns in the row block matrix Ak, δj < n′ ⋅ εM, which allows to substitute
δj with n′k ⋅ εM. Using [ξk]i,j < σk ⋅ εM and the application of the Cauchy-Schwarz
inequality:
∣ f l(tk)− tk∣ < σk ⋅ εM ⋅ σk∑
i=1∣[w(k)]i∣ ⋅ ∥[Ak]i∥2∥b∥2 + n′k ⋅ εM ⋅ ∥[C]k∥2∥b∥2. (D.12)◻
The difference between the k-th result checksum element t∗k and its floating-point
representation f l(t∗k) can be bounded by:
∣ f l(t∗k)− t∗k ∣ < εM ⋅ (n′k + σk) ⋅ ∥b∥2 ⋅ σk∑
i=1∣[w(k)]i∣ ⋅ ∥[Ak]i∥2 (D.13)
with n′k being the number of non-zero columns in Ak.
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Proof: The floating-point representation of a result element f l([rk]i) is
f l([rk]i) ∶= n∑
j=1[Ak]i,j ⋅ bj ⋅ (1+ [ξk]i,j) (D.14)
with [ξk]i,j being the upper rounding error bound and ∣[ξk]i,1∣ < n ⋅ εM and ∣[ξk]i,j∣ <(n + 2 − j) ⋅ εM, (1 < j ≤ n), which follows from Equation D.6. The floating-point
representation of a result checksum element f l(t∗k) is
f l(t∗k) ∶= f l (w(k) ⋅ f l(rk)) = σk∑
i=1[w(k)]i ⋅ f l([rk]i)(1+ ρi) (D.15)= σk∑
i=1[w(k)]i ⋅
n∑
j=1[Ak]i,j ⋅ bj ⋅ (1+ [ξk]i,j)(1+ ρi) (D.16)
The difference between the k-th result checksum elements t∗k and its floating-point
representation f l(t∗k) is:
∣ f l(t∗k)− t∗k ∣ = ∣ σk∑
i=1[w(k)]i ⋅
n∑
j=1[Ak]i,j ⋅ bj ⋅ (1+ [ξk]i,j)(1+ ρi)−
σk∑
i=1
n∑
j=1[Ak]i,j ⋅ bj∣ (D.17)
By reorganizing the terms, applying the triangle inequality while neglecting quadratic
contributions of the machine epsilon O(ε2M), the difference can be bounded by:
∣ f l(t∗k)− t∗k ∣ ≤ ∣ σk∑
i=1
n∑
j=1[w(k)]i ⋅ [Ak]i,j ⋅ bj ⋅ [ξk]i,j∣+ ∣
σk∑
i=1
n∑
j=1[w(k)]i ⋅ [Ak]i,j ⋅ bj ⋅ ρi∣ (D.18)
An upper estimation can be formulated for this difference. With n′k being the number
of non-zero columns in the row block matrix Ak, [ξk]i,j < n′k ⋅ εM. Using ρi < σk ⋅ εM
and the application of the Cauchy-Schwarz inequality:
∣ f l(t∗k)− t∗k ∣ < εM ⋅ (n′k + σk) ⋅ ∥b∥2 ⋅ σk∑
i=1∣[w(k)]i∣ ⋅ ∥[Ak]i∥2 . (D.19)◻
An upper bound τˆk is determined for the difference between the floating-point rep-
resentation of tk and the floating-point representation of t∗k by combining the results
from Equations D.7 and D.13 such that ∣ f l(t∗k)− f l(tk)∣ < τˆk. At the same time, τˆk = τk:
∣ f l(t∗k)− f l(tk)∣ < τˆk = τk , (D.20)
which leads to Equation 3.13.
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Proof: For the block k, the difference between the floating-point representations of the
operand checksum element tk and the result checksum element t∗k is
∣ f l(tk)− f l(t∗k)∣ = ∣ f l(tk)− tk + tk − f l(t∗k)− t∗k + t∗k)∣ (D.21)
With tk = t∗k and the application of the triangle inequality:
≤ ∣ f l(tk)− tk∣+ ∣ f l(t∗k)− t∗k ∣ (D.22)
By substituting ∣ f l(tk)− tk∣ and ∣ f l(t∗k)− t∗k ∣, the difference can be formulated as
< σk ⋅ εM ⋅ σk∑
i=1 ∣[w(k)]i∣ ⋅ ∥[Ak]i∥2∥b∥2 + n′k ⋅ εM ⋅ ∥[C]k∥2∥b∥2+ εM ⋅ (n′k + σk) ⋅ ∥b∥2 ⋅ σk∑
i=1∣[w(k)]i∣ ⋅ ∥[Ak]i∥2 (D.23)
After reorganization:
∣ f l(tk)− f l(t∗k)∣ <∥b∥2 ⋅ εM ⋅ ((n′k + 2 ⋅ σk)∑σki=1∣[w(k)]i∣ ⋅ ∥[Ak]i∥2 + n′k ⋅ ∥[C]k∥2)=∶ τ˜k = τk . (D.24)
◻
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E
Experimental Setup and Data
This appendix presents the experimental setup with respect to the hardware config-
uration that was used to provide the experimental results in Chapter 7. Besides, this
appendix complements these experimental results by providing additional results for
the different experiments.
E.1 Hardware and Software Parameter
Tables E.1, E.2, and E.3 show the hardware and software specifications of the system
that was used to conduct the experiments.
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▼ Table E.1 — Host system specification.
CPUs: 2x Intel Xeon E5-2623
GPUs: 4x Nvidia Tesla K80
Memory: 128 GB
Operating system: Cent OS 6 Linux
GCC version: 4.9.2
CUDA version: 8.0
▼ Table E.2 — Host CPU specification.
Name: Intel Xeon E5-2623
Cores: 4
Frequency: 3.0GHz
Theo. double precision peak performance: 96 GFLOPs
Thermal design power: 105W
▼ Table E.3 — GPU specification.
Name: Tesla K80
GPU cores: 2×GK210
Microarchitecture: Nvidia Kepler
Stream processors: 2×2496
Clock frequency: 560MHz
Theo. double precision peak performance: 2.91TFLOPs
Memory size: 2×12GByte GDDR5
Memory protection: ECC (memories, caches and registers)
Memory clock: 2.5GHz
Memory bandwidth: 480GB/s (aggregated)
Memory interface: 384Bit
System interface: PCI Express Gen3 ×16
Thermal design power: 300W
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E.2 Fault-tolerant Sparse Matrix-Vector
Multiplications
Table E.4 shows the runtime of the original matrix-vector multiplications and the
runtime overhead of the protected matrix-vector multiplications in the error-free case.
▼ Table E.4 — Average runtime of the original sparse matrix-vector multiplica-
tion TSpMV and average runtime overhead of the protected sparse matrix-vector multi-
plication OS in the error-free case for different block sizes.
Matrix TSpMV OS for Block Size σk
name [ms] 1 2 4 8 16 32 64 128 256 512
nos3 33.5 178.2% 148.8% 133.6% 121.5% 115.1% 115.0% 121.9% 125.4% 126.6% 137.9%
bcsstk10 33.1 125.1% 110.9% 93.0% 93.3% 91.6% 89.0% 96.5% 99.7% 101.6% 111.0%
msc01050 45.0 83.6% 74.0% 65.7% 60.2% 58.8% 59.1% 62.7% 62.3% 66.9% 69.8%
bcsstk21 31.7 127.7% 95.4% 66.7% 64.0% 63.2% 60.7% 67.4% 69.9% 73.0% 86.3%
bcsstk11 34.4 91.1% 89.7% 88.1% 89.2% 87.1% 84.6% 88.4% 90.2% 95.9% 98.0%
nasa2146 37.4 105.4% 100.7% 98.8% 95.5% 95.9% 95.5% 102.8% 104.8% 107.4% 112.7%
sts4098 100.7 56.4% 54.0% 53.4% 46.2% 47.9% 46.0% 46.6% 48.5% 49.9% 55.5%
bcsstk13 42.7 64.0% 62.6% 59.4% 56.7% 58.3% 58.0% 65.3% 64.8% 66.3% 76.5%
msc04515 44.4 44.4% 43.3% 42.9% 42.6% 44.7% 43.2% 45.6% 45.2% 49.8% 64.0%
ex9 44.1 56.9% 48.6% 47.8% 46.6% 47.2% 46.7% 47.0% 46.6% 52.3% 56.4%
bodyy4 52.5 43.2% 35.7% 35.7% 35.2% 33.9% 36.4% 38.5% 38.9% 42.9% 50.6%
bodyy5 54.6 60.9% 51.2% 51.0% 49.8% 48.5% 50.0% 53.4% 56.8% 58.2% 61.3%
bodyy6 55.5 47.9% 42.5% 39.3% 39.1% 37.8% 40.4% 40.7% 41.7% 46.5% 51.4%
Muu 60.6 76.2% 74.8% 65.7% 65.2% 65.1% 62.5% 72.2% 78.1% 83.6% 94.2%
s3rmt3m3 62.1 29.8% 28.5% 27.7% 27.8% 28.1% 28.0% 28.4% 28.7% 29.1% 30.7%
s3rmt3m1 65.1 42.2% 38.1% 36.1% 35.7% 36.9% 37.6% 39.5% 39.7% 43.3% 52.5%
bcsstk28 69.5 49.9% 45.0% 43.9% 42.8% 42.6% 39.4% 41.9% 44.7% 53.1% 72.1%
s3rmq4m1 75.6 26.5% 23.4% 22.7% 21.9% 20.6% 20.9% 21.7% 22.3% 24.2% 25.6%
bcsstk16 81.8 68.3% 67.5% 66.1% 64.8% 62.4% 59.5% 65.2% 67.0% 67.9% 70.7%
Kuu 70.4 71.7% 62.6% 59.7% 57.0% 51.9% 50.1% 56.1% 60.5% 67.5% 72.2%
bcsstk38 145.3 30.6% 25.2% 22.9% 23.0% 21.9% 21.8% 24.3% 25.0% 26.4% 30.0%
msc23052 197.5 77.3% 50.2% 31.9% 27.9% 27.3% 27.4% 28.7% 33.8% 39.9% 59.1%
msc10848 147.8 54.6% 36.5% 28.9% 28.1% 24.0% 25.9% 35.7% 40.5% 45.5% 63.1%
cfd2 402.4 122.0% 80.0% 60.4% 41.8% 36.0% 29.7% 25.6% 24.2% 23.7% 24.3%
nd3k 296.6 104.7% 64.3% 40.7% 28.8% 24.8% 22.3% 22.1% 31.2% 46.0% 60.8%
ship_001 451.9 109.2% 64.7% 42.2% 27.9% 21.2% 17.2% 16.6% 19.9% 28.4% 40.8%
shipsec5 1,250.6 106.2% 61.1% 31.8% 20.9% 16.3% 12.4% 10.2% 8.6% 7.0% 7.3%
G3_circuit 1,298.3 113.3% 68.8% 56.3% 46.6% 41.1% 38.0% 38.6% 37.3% 37.6% 38.0%
hood 1,351.0 109.6% 64.1% 38.6% 22.4% 16.7% 13.3% 11.3% 10.7% 15.0% 22.3%
crankseg_1 930.5 52.4% 32.3% 20.0% 14.3% 13.4% 12.4% 12.8% 13.5% 16.2% 20.3%
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Table E.5 shows the runtime of the original matrix-vector multiplications and the
runtime overhead of the protected matrix-vector multiplications in case of errors (i.e.,
overhead for error detection and correction).
▼ Table E.5 — Average runtime of the original sparse matrix-vector multiplica-
tion TSpMV and average runtime overhead of the protected sparse matrix-vector multi-
plication OE to detect and correct errors for different block sizes.
Matrix TSpMV OE for Block Size σk
name [ms] 1 2 4 8 16 32 64 128 256 512
nos3 33.5 183.3% 158.4% 156.7% 154.4% 155.6% 153.9% 156.2% 165.6% 182.6% 195.8%
bcsstk10 33.1 143.7% 142.8% 139.1% 136.7% 134.6% 129.5% 133.3% 137.1% 139.2% 154.9%
msc01050 45.0 107.8% 106.6% 104.6% 97.8% 96.3% 98.0% 100.8% 100.5% 103.9% 104.1%
bcsstk21 31.7 133.6% 115.0% 97.9% 96.5% 96.2% 91.5% 92.4% 93.2% 102.4% 106.4%
bcsstk11 34.4 139.8% 138.0% 130.4% 129.9% 126.0% 125.0% 127.9% 129.5% 133.0% 135.9%
nasa2146 37.4 172.3% 170.1% 167.5% 163.4% 162.4% 155.7% 156.1% 156.1% 165.0% 167.3%
sts4098 100.7 93.5% 84.4% 83.3% 71.2% 64.6% 52.3% 55.2% 61.2% 68.5% 71.7%
bcsstk13 42.7 104.2% 94.7% 91.8% 88.2% 88.0% 86.6% 88.8% 90.1% 92.4% 94.8%
msc04515 44.4 74.3% 73.0% 72.6% 71.4% 70.4% 69.3% 69.6% 72.0% 72.3% 75.5%
ex9 44.1 86.0% 84.9% 81.9% 80.5% 78.1% 78.0% 77.1% 80.8% 81.7% 83.7%
bodyy4 52.5 89.4% 73.2% 69.0% 65.2% 59.7% 62.3% 63.6% 63.6% 65.8% 69.7%
bodyy5 54.6 123.0% 101.2% 97.0% 93.8% 85.9% 84.1% 86.0% 88.1% 88.9% 92.8%
bodyy6 55.5 82.5% 67.8% 60.8% 58.0% 56.9% 57.0% 57.3% 59.2% 60.0% 65.1%
Muu 60.6 128.2% 117.8% 111.8% 103.5% 103.0% 98.4% 99.3% 103.7% 106.0% 115.4%
s3rmt3m3 62.1 57.7% 50.5% 50.6% 51.3% 50.7% 46.7% 47.3% 47.3% 47.9% 49.3%
s3rmt3m1 65.1 76.9% 68.9% 66.6% 65.0% 64.5% 63.7% 63.7% 65.3% 68.9% 77.5%
bcsstk28 69.5 69.7% 67.1% 66.1% 64.4% 63.6% 63.1% 66.4% 68.4% 73.8% 82.7%
s3rmq4m1 75.6 49.8% 42.1% 39.1% 38.1% 37.2% 35.6% 37.8% 38.4% 38.5% 38.6%
bcsstk16 81.8 80.6% 79.8% 79.5% 78.1% 74.4% 73.6% 74.4% 74.8% 75.5% 76.4%
Kuu 70.4 85.0% 73.6% 67.5% 62.0% 60.7% 57.2% 67.9% 74.1% 81.5% 85.3%
bcsstk38 145.3 47.3% 43.3% 40.8% 37.2% 34.8% 32.1% 35.7% 39.7% 45.5% 47.9%
msc23052 197.5 96.3% 67.9% 49.8% 43.3% 41.2% 41.5% 38.4% 48.9% 51.4% 62.5%
msc10848 147.8 67.4% 48.7% 44.1% 42.9% 39.6% 40.3% 45.5% 52.5% 55.3% 67.7%
cfd2 402.4 188.4% 118.6% 87.3% 64.3% 54.2% 44.1% 40.3% 37.7% 35.6% 36.3%
nd3k 296.6 110.3% 66.7% 48.4% 40.0% 35.5% 34.0% 33.8% 38.2% 47.5% 64.6%
ship_001 451.9 113.7% 68.9% 48.8% 37.1% 30.0% 24.7% 23.0% 26.3% 32.7% 45.9%
shipsec5 1,250.6 126.9% 71.7% 41.0% 27.9% 20.8% 16.7% 13.9% 12.4% 11.0% 10.6%
G3_circuit 1,298.3 182.1% 102.7% 77.8% 70.2% 63.8% 50.0% 50.0% 50.6% 50.6% 50.6%
hood 1,351.0 138.8% 79.1% 48.2% 29.6% 22.4% 17.4% 16.3% 16.0% 18.2% 26.3%
crankseg_1 930.5 61.5% 38.7% 25.6% 18.4% 16.7% 15.6% 16.4% 16.5% 19.5% 24.9%
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Tables E.6 and E.7 show the error coverage with respect to the balanced F1-score of the
protected sparse matrix-vector multiplication in case of errors.
▼ Table E.6 — Balanced F1-score of the protected sparse matrix-vector multiplication
in case of single-bit flip errors for different block sizes.
Matrix Balanced F1-score for Block Size σk
name 1 2 4 8 16 32 64 128 256 512
nos3 0.63 0.61 0.63 0.62 0.64 0.61 0.64 0.62 0.61 0.65
bcsstk10 0.93 0.92 0.94 0.93 0.94 0.92 0.93 0.93 0.91 0.91
msc01050 0.91 0.84 0.84 0.84 0.80 0.87 0.81 0.81 0.83 0.80
bcsstk21 0.79 0.79 0.74 0.72 0.71 0.75 0.77 0.71 0.76 0.73
bcsstk11 0.77 0.76 0.73 0.73 0.72 0.72 0.67 0.70 0.73 0.79
nasa2146 0.92 0.98 0.92 0.96 0.91 0.90 0.92 0.92 0.92 0.96
sts4098 0.92 0.91 0.88 0.85 0.80 0.82 0.88 0.92 0.88 0.88
bcsstk13 0.92 0.89 0.91 0.87 0.83 0.87 0.82 0.84 0.90 0.86
msc04515 0.79 0.80 0.79 0.80 0.77 0.75 0.83 0.85 0.71 0.72
ex9 0.92 0.90 0.94 0.88 0.82 0.78 0.92 0.87 0.86 0.90
bodyy4 0.95 0.92 0.93 0.92 0.91 0.92 0.93 0.92 0.90 0.94
bodyy5 0.95 0.95 0.88 0.88 0.86 0.93 0.93 0.93 0.93 0.93
bodyy6 0.94 0.91 0.96 0.98 0.94 0.97 0.98 0.93 0.93 0.96
Muu 0.96 0.95 0.90 0.91 0.91 0.92 0.88 0.92 0.87 0.90
s3rmt3m3 0.92 0.91 0.88 0.82 0.87 0.85 0.90 0.85 0.87 0.84
s3rmt3m1 0.85 0.77 0.76 0.73 0.77 0.82 0.83 0.78 0.85 0.85
bcsstk28 0.71 0.65 0.69 0.63 0.74 0.68 0.75 0.72 0.67 0.67
s3rmq4m1 0.88 0.81 0.78 0.81 0.88 0.79 0.82 0.79 0.86 0.91
bcsstk16 0.69 0.68 0.69 0.68 0.68 0.70 0.71 0.73 0.64 0.68
Kuu 0.62 0.64 0.58 0.61 0.61 0.63 0.64 0.64 0.64 0.64
bcsstk38 0.92 0.98 0.94 0.92 0.87 0.85 0.93 0.95 0.89 0.94
msc23052 0.94 0.97 0.98 0.95 0.93 0.93 0.97 0.95 0.95 0.95
msc10848 0.82 0.81 0.76 0.75 0.74 0.71 0.73 0.76 0.68 0.76
cfd2 0.95 0.91 0.89 0.91 0.89 0.89 0.87 0.89 0.89 0.87
nd3k 0.94 0.91 0.91 0.92 0.92 0.89 0.91 0.90 0.89 0.79
ship_001 0.94 0.95 0.97 0.96 0.97 0.94 0.97 0.94 0.95 0.95
shipsec5 0.89 0.89 0.90 0.88 0.88 0.87 0.90 0.85 0.88 0.82
G3_circuit 0.77 0.79 0.77 0.78 0.71 0.75 0.74 0.74 0.73 0.74
hood 0.94 0.97 0.98 0.97 0.94 0.99 0.98 0.99 0.94 0.96
crankseg_1 0.93 0.92 0.89 0.92 0.91 0.84 0.85 0.86 0.86 0.86
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▼ Table E.7 — Balanced F1-score of the protected sparse matrix-vector multiplication
in case of multi-bit flip errors for different block sizes.
Matrix Balanced F1-score for Block Size σk
name 1 2 4 8 16 32 64 128 256 512
nos3 0.63 0.62 0.62 0.63 0.62 0.62 0.65 0.63 0.66 0.65
bcsstk10 0.94 0.94 0.93 0.93 0.94 0.92 0.94 0.93 0.91 0.94
msc01050 0.91 0.87 0.85 0.83 0.82 0.88 0.83 0.82 0.84 0.81
bcsstk21 0.79 0.80 0.78 0.77 0.77 0.76 0.78 0.75 0.76 0.74
bcsstk11 0.77 0.78 0.77 0.77 0.76 0.75 0.72 0.73 0.75 0.80
nasa2146 0.92 0.98 0.98 0.97 0.95 0.93 0.93 0.96 0.98 0.98
sts4098 0.92 0.95 0.93 0.91 0.85 0.88 0.92 0.92 0.91 0.93
bcsstk13 0.92 0.94 0.93 0.90 0.84 0.87 0.88 0.89 0.91 0.90
msc04515 0.79 0.82 0.81 0.81 0.80 0.75 0.84 0.87 0.74 0.78
ex9 0.92 0.96 0.96 0.89 0.87 0.79 0.93 0.91 0.91 0.93
bodyy4 0.96 0.97 0.95 0.95 0.94 0.94 0.97 0.97 0.94 0.94
bodyy5 0.95 0.96 0.92 0.91 0.90 0.95 0.94 0.95 0.96 0.97
bodyy6 0.94 0.97 1.00 0.98 0.98 0.98 0.98 0.98 0.97 0.99
Muu 0.96 0.97 0.93 0.95 0.94 0.93 0.92 0.94 0.91 0.92
s3rmt3m3 0.92 0.93 0.91 0.85 0.89 0.89 0.91 0.87 0.89 0.87
s3rmt3m1 0.86 0.82 0.80 0.78 0.80 0.83 0.83 0.84 0.87 0.86
bcsstk28 0.71 0.70 0.70 0.69 0.76 0.72 0.80 0.73 0.73 0.71
s3rmq4m1 0.88 0.83 0.80 0.83 0.90 0.83 0.82 0.83 0.86 0.95
bcsstk16 0.69 0.70 0.69 0.70 0.70 0.72 0.72 0.73 0.68 0.73
Kuu 0.63 0.66 0.61 0.66 0.65 0.65 0.66 0.66 0.66 0.67
bcsstk38 0.92 0.98 0.97 0.96 0.90 0.87 0.96 0.97 0.95 0.95
msc23052 0.94 1.00 0.99 1.00 0.98 0.99 0.98 0.99 0.98 0.99
msc10848 0.82 0.85 0.77 0.77 0.78 0.75 0.74 0.78 0.71 0.80
cfd2 0.95 0.96 0.94 0.93 0.93 0.92 0.91 0.91 0.92 0.89
nd3k 0.94 0.96 0.92 0.94 0.93 0.93 0.92 0.93 0.91 0.84
ship_001 0.94 0.99 0.99 1.00 1.00 1.00 1.00 0.99 1.00 1.00
shipsec5 0.90 0.90 0.90 0.93 0.89 0.91 0.91 0.87 0.89 0.86
G3_circuit 0.77 0.79 0.80 0.82 0.73 0.76 0.76 0.78 0.76 0.79
hood 0.94 0.98 0.98 0.98 1.00 1.00 1.00 1.00 0.99 1.00
crankseg_1 0.93 0.92 0.94 0.94 0.95 0.89 0.91 0.91 0.88 0.91
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Vulnerability of unprotected Conjugate Gradient Solvers
Tables E.8, E.9, E.10, and E.11 show the vulnerability of the evaluated Conjugate Gradient
Solvers when no fault tolerance technique is applied in case of errors.
▼ Table E.8 — Number of successfully converged experiments (Conv.), diverged
experiments (Div.), and experiments that resulted in silent data corruptions (SDC) in
case of single-bit flip error injections (i.e. one error injection per experiment).
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
Conv. Div. SDC Conv. Div. SDC Conv. Div. SDC
nos3 459 109 432 427 120 453 429 71 500
bcsstk10 405 357 238 358 370 272 375 125 500
msc01050 328 165 507 382 162 456 367 33 600
bcsstk21 417 229 354 560 200 240 500 0 500
bcsstk11 542 29 429 571 58 371 550 75 375
nasa2146 203 159 638 222 167 611 269 116 615
sts4098 880 0 120 487 0 513 425 0 575
bcsstk13 122 123 755 381 48 571 238 95 667
msc04515 111 89 800 500 100 400 525 100 375
ex9 0 125 875 48 95 857 25 125 850
bodyy4 800 50 150 750 50 200 775 50 175
bodyy5 563 62 375 588 59 353 650 50 300
bodyy6 563 124 313 444 167 389 374 188 438
Muu 429 0 571 400 200 400 454 91 455
s3rmt3m3 714 0 286 478 44 478 444 334 222
s3rmt3m1 783 87 130 810 47 143 850 75 75
bcsstk28 200 200 600 61 30 909 56 111 833
s3rmq4m1 750 62 188 636 91 273 666 167 167
bcsstk16 71 48 881 200 133 667 200 67 733
Kuu 474 52 474 526 53 421 583 84 333
bcsstk38 393 0 607 600 50 350 545 91 364
msc23052 91 386 523 73 25 902 24 49 927
msc10848 122 82 796 172 0 828 166 42 792
cfd2 897 26 77 821 25 154 880 0 120
nd3k 556 0 444 375 0 625 250 125 625
ship_001 45 46 909 51 77 872 52 104 844
shipsec5 643 71 286 400 57 543 388 68 544
G3_circuit 857 0 143 778 0 222 633 0 367
hood 583 84 333 130 0 870 51 26 923
crankseg_1 266 167 567 383 0 617 225 0 775
172 Appendix E ● Experimental Setup and Data
▼ Table E.9 — Number of successfully converged experiments (Conv.), diverged
experiments (Div.), and experiments that resulted in silent data corruptions (SDC) in
case of multi-bit flip error injections (i.e. one error injection per experiment).
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
Conv. Div. SDC Conv. Div. SDC Conv. Div. SDC
nos3 427 120 453 408 132 460 417 83 500
bcsstk10 353 388 259 354 390 256 313 187 500
msc01050 319 181 500 338 169 493 300 50 650
bcsstk21 417 200 383 537 204 259 462 0 538
bcsstk11 526 53 421 528 56 416 462 76 462
nasa2146 180 157 663 205 178 617 250 83 667
sts4098 833 0 167 463 0 537 447 0 553
bcsstk13 132 151 717 368 105 527 227 91 682
msc04515 167 83 750 475 100 425 525 100 375
ex9 0 125 875 23 140 837 25 125 850
bodyy4 800 25 175 725 50 225 775 50 175
bodyy5 533 67 400 563 63 374 647 59 294
bodyy6 428 143 429 412 176 412 286 214 500
Muu 333 0 667 333 222 445 455 90 455
s3rmt3m3 750 0 250 450 50 500 375 250 375
s3rmt3m1 773 91 136 800 50 150 850 75 75
bcsstk28 100 200 700 29 29 942 625 75 300
s3rmq4m1 733 67 200 550 100 350 611 167 222
bcsstk16 49 49 902 154 154 692 211 52 737
Kuu 470 59 471 500 56 444 538 77 385
bcsstk38 393 18 589 575 100 325 529 86 385
msc23052 69 326 605 57 29 914 30 59 911
msc10848 102 82 816 154 0 846 146 68 786
cfd2 897 26 77 816 26 158 750 50 200
nd3k 500 0 500 222 0 778 200 100 700
ship_001 22 89 889 26 79 895 39 108 853
shipsec5 444 56 500 387 65 548 374 70 556
G3_circuit 800 0 200 545 0 455 589 0 411
hood 500 83 417 50 20 930 24 49 927
crankseg_1 271 83 646 170 200 630 154 0 846
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▼ Table E.10 —Average number of iterations in the error-free case IS, average number
of iterations in case of single-bit flip error injections IE (i.e. one error injection per
experiment) and average resulting iteration overheadOE to converge to correct results.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
IS IE OE IS IE OE IS IE OE
[%] [%] [%]
nos3 275 418.9 52.3 250 467.1 86.8 142 261.2 83.9
bcsstk10 3,093 3,240.9 4.8 1,062 1,186.1 11.7 554 611.6 10.4
msc01050 5,656 7,391.5 30.7 1,359 2,110.2 55.3 1,481 2,600.0 75.6
bcsstk21 10,937 12,928.8 18.2 790 887.3 12.3 329 384.0 16.7
bcsstk11 19,259 22,557.2 17.1 5,741 6,810.6 18.6 22,993 24,497.2 6.5
nasa2146 506 720.3 42.3 415 545.0 31.3 359 422.1 17.6
sts4098 15,688 16,758.8 6.8 604 710.4 17.6 563 635.7 12.9
bcsstk13 1,889 3,076.5 62.9 1,573 3,102.6 97.2 1,489 2,561.9 72.1
msc04515 5,631 9,987.6 77.4 4,827 8,978.9 86.0 4,384 7,160.7 63.3
ex9 77,631 99,179.4 27.8 17,290 20,340.6 17.6 15,369 25,776.0 67.7
bodyy4 226 256.2 13.3 213 264.0 24.0 284 345.3 21.6
bodyy5 717 764.1 6.6 538 584.7 8.7 1,466 1,565.9 6.8
bodyy6 2,184 2,644.5 21.1 1,271 1,295.2 1.9 1,090 1,212.3 11.2
Muu 44 47.8 8.6 17 19.5 14.8 12 14.7 22.8
s3rmt3m3 838 876.1 4.5 15,436 16,193.8 4.9 10,935 13,536.1 23.8
s3rmt3m1 76,595 86,501.5 12.9 11,692 14,826.6 26.8 65,550 71,643.7 9.3
bcsstk28 13,776 24,199.0 75.7 5,142 8,309.1 61.6 3,138 6,213.0 98.0
s3rmq4m1 50,410 72,210.5 43.2 8,070 10,550.5 30.7 48,955 72,914.6 48.9
bcsstk16 620 630.7 1.7 279 284.9 2.1 225 228.8 1.7
Kuu 684 697.5 2.0 545 585.5 7.4 243 261.7 7.7
bcsstk38 19,575 21,232.7 8.5 15,001 15,333.8 2.2 37,301 39,232.7 5.2
msc23052 284,012 309,322.2 8.9 217,329 243,577.5 12.1 37,100 41,234.5 11.1
msc10848 110,121 122,343.4 11.1 5,782 6,767.9 17.1 5,147 6,095.3 18.4
cfd2 2,395 2,544.7 6.3 4,984 5,103.3 2.4 2,010 2,239.3 11.4
nd3k 4,214 4,789.4 13.7 7,509 9,665.2 28.7 4,338 4,792.5 10.5
ship_001 96,123 101,334.2 5.4 59,961 66,094.0 10.2 86,456 98,232.7 13.6
shipsec5 8,144 9,123.6 12.0 4,814 5,606.6 16.5 7,156 7,423.9 3.7
G3_circuit 9,391 9,491.5 1.1 3,070 3,914.9 27.5 6,231 11,661.1 87.1
hood 17,592 27,938.2 58.8 7,299 15,234.6 108.7 7,295 7,450.0 2.1
crankseg_1 2,884 3,126.7 8.4 958 980.6 2.4 742 759.4 2.4
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▼ Table E.11 —Average number of iterations in the error-free case IS, average number
of iterations in case of multi-bit flip error injections IE (i.e. one error injection per
experiment) and resulting average iteration overheadOE to converge to correct results.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
IS IE OE IS IE OE IS IE OE
[%] [%] [%]
nos3 275 488.6 77.7 250 494.3 97.7 142 260.5 83.5
bcsstk10 3,093 3,532.7 14.2 1,062 1,173.5 10.5 554 607.3 9.6
msc01050 5,656 7,901.5 39.7 1,359 2,295.8 68.9 1,481 2,845.8 92.2
bcsstk21 10,937 12,965.5 18.5 790 942.2 19.3 329 399.3 21.4
bcsstk11 19,259 23,751.2 23.3 5,741 7,256.8 26.4 22,993 29,114.2 26.6
nasa2146 506 721.5 42.6 415 545.9 31.5 359 504.8 40.6
sts4098 15,688 17,075.4 8.8 604 725.2 20.1 563 688.0 22.2
bcsstk13 1,889 4,634.6 145.3 1,573 4,111.8 161.4 1,489 2,642.9 77.5
msc04515 5,631 11,122.6 97.5 4,827 9,521.2 97.2 4,384 7,473.0 70.5
ex9 77,631 96,342.6 24.1 17,290 21,333.6 23.4 15,369 25,613.0 66.7
bodyy4 226 286.2 26.6 213 274.4 28.8 284 385.3 35.7
bodyy5 717 774.0 8.0 538 592.7 10.2 1,466 1,968.8 34.3
bodyy6 2,184 2,247.0 2.9 1,271 1,396.8 9.9 1,090 1,213.6 11.3
Muu 44 48.8 10.9 17 20.0 17.6 12 18.5 54.2
s3rmt3m3 838 896.5 7.0 15,436 16,793.9 8.8 10,935 13,437.6 22.9
s3rmt3m1 76,595 92,642.6 21.0 11,692 13,880.0 18.7 65,550 75,203.5 14.7
bcsstk28 13,776 34,631.9 151.4 5,142 11,381.6 121.3 3,138 6,261.5 99.5
s3rmq4m1 50,410 75,214.5 49.2 8,070 11,796.7 46.2 48,955 73,153.8 49.4
bcsstk16 620 630.7 1.7 279 290.4 4.1 225 235.7 4.7
Kuu 684 695.6 1.7 545 596.1 9.4 243 261.7 7.7
bcsstk38 19,575 21,354.6 9.1 15,001 15,739.4 4.9 37,301 42,232.2 13.2
msc23052 284,012 315,043.5 10.9 217,329 254,932.0 17.3 37,100 41,133.2 10.9
msc10848 110,121 133,443.7 21.2 5,782 6,807.5 17.7 5,147 5,892.1 14.5
cfd2 2,395 2,544.7 6.3 4,984 5,162.3 3.6 2,010 2,112.8 5.1
nd3k 4,214 4,988.5 18.4 7,509 9,915.3 32.0 4,338 4,760.2 9.7
ship_001 96,123 101,483.7 5.6 59,961 67,393.1 12.4 86,456 98,242.2 13.6
shipsec5 8,144 9,712.2 19.3 4,814 5,820.0 20.9 7,156 8,423.6 17.7
G3_circuit 9,391 15,486.6 64.9 3,070 4,050.6 31.9 6,231 9,416.1 51.1
hood 17,592 37,947.4 115.7 7,299 16,361.0 124.2 7,295 15,523.6 112.8
crankseg_1 2,884 3,093.3 7.3 958 996.0 4.0 742 754.9 1.7
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Runtime overhead for error detection
Table E.12 shows the runtime overhead for error detection that the fault tolerence
technique presented in Chapter 4 induces.▼ Table E.12 — Average execution time for unprotected solver execution TS, average
execution time for protected solver execution TP, average runtime overhead for error
detection OP in the error-free case.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
TS TP OP TS TP OP TS TP OP
[s] [s] [%] [s] [s] [%] [s] [s] [%]
nos3 0.045 0.046 3.83 0.045 0.046 2.30 0.215 0.216 0.41
bcsstk10 0.421 0.432 2.59 0.168 0.172 2.23 1.337 1.339 0.15
msc01050 1.301 1.335 2.61 0.338 0.346 2.41 1.266 1.274 0.70
bcsstk21 1.995 2.044 2.42 0.160 0.163 2.18 0.230 0.231 0.63
bcsstk11 3.092 3.172 2.60 1.025 1.049 2.34 44.488 44.584 0.22
nasa2146 0.078 0.080 2.26 0.072 0.073 2.00 0.984 0.985 0.13
sts4098 4.249 4.343 2.23 0.175 0.179 2.08 1.341 1.344 0.25
bcsstk13 0.403 0.414 2.77 0.366 0.375 2.55 7.701 7.710 0.11
msc04515 1.142 1.177 3.04 1.073 1.103 2.78 12.910 12.937 0.21
ex9 13.141 13.509 2.79 3.252 3.334 2.51 97.834 97.906 0.07
bodyy4 0.320 0.322 0.61 0.309 0.310 0.60 1.685 1.688 0.15
bodyy5 0.996 1.001 0.48 0.761 0.765 0.47 8.172 8.182 0.12
bodyy6 2.827 2.842 0.52 1.679 1.687 0.51 5.458 5.465 0.13
Muu 0.015 0.015 2.23 0.006 0.006 2.09 0.037 0.037 0.25
s3rmt3m3 0.186 0.191 2.73 3.758 3.852 2.49 110.578 110.644 0.06
s3rmt3m1 17.036 17.506 2.76 2.829 2.901 2.53 286.574 286.976 0.14
bcsstk28 3.242 3.326 2.58 1.311 1.342 2.38 27.571 27.590 0.07
s3rmq4m1 11.941 12.253 2.62 2.079 2.129 2.41 264.145 264.448 0.11
bcsstk16 0.142 0.146 2.62 0.070 0.071 2.41 1.936 1.937 0.07
Kuu 0.198 0.202 2.12 0.169 0.173 1.98 1.476 1.477 0.10
bcsstk38 7.930 8.051 1.53 6.393 6.486 1.46 780.942 781.173 0.03
msc23052 601.164 603.248 0.35 466.721 468.315 0.34 213.110 213.382 0.13
msc10848 220.138 220.918 0.35 11.716 11.757 0.35 76.324 76.361 0.05
cfd2 8.058 8.079 0.26 17.130 17.174 0.26 54.529 54.547 0.03
nd3k 8.080 8.106 0.33 14.562 14.609 0.32 95.078 95.105 0.03
ship_001 247.141 247.815 0.27 156.082 156.503 0.27 1,778.494 1,779.100 0.03
shipsec5 44.174 44.254 0.18 26.574 26.622 0.18 206.376 206.447 0.03
G3_circuit 213.697 214.191 0.23 71.989 72.150 0.22 333.831 334.158 0.10
hood 112.940 113.170 0.20 47.689 47.784 0.20 149.683 149.778 0.06
crankseg_1 14.277 14.299 0.15 4.782 4.789 0.15 23.146 23.152 0.02
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Error correction overhead
Tables E.13, E.14, E.15, and E.16 show the iteration overhead required for convergence
to a correct result in case of single-bit flip error injections. Experiments using rounding
error thresholds τ that lead to false positive error detections in error-free executions
are indicated by n/a.
▼ Table E.13 —Average iteration overhead for error correction in case of one single-bit
flip error injection with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 9.9 9.9 9.9 8.8 9.6 11.4 8.1 8.1 8.3 5.7 13.1 12.0 11.9 9.4 9.6
bcsstk10 8.3 9.6 9.5 9.9 9.3 9.6 8.3 8.1 5.2 5.0 15.2 10.8 11.1 9.6 8.0
msc01050 n/a n/a 7.8 3.6 3.0 n/a n/a 2.1 4.5 13.0 n/a n/a 9.1 8.7 9.8
bcsstk21 3.5 6.9 7.7 6.2 6.5 8.2 6.1 3.3 3.7 2.6 6.3 6.1 3.9 3.6 2.9
bcsstk11 n/a n/a 11.5 12.0 9.7 n/a n/a 13.6 15.6 10.0 n/a n/a 8.0 9.2 8.6
nasa2146 1.7 2.1 1.1 1.2 1.3 2.3 2.5 2.4 2.4 2.4 n/a n/a 6.7 5.8 4.3
sts4098 n/a n/a 2.7 2.5 3.0 3.0 4.1 5.0 5.0 3.7 7.1 6.3 6.1 6.2 4.6
bcsstk13 n/a n/a 0.5 0.9 2.5 2.1 2.4 9.3 9.7 5.9 8.1 12.2 8.3 12.8 9.9
msc04515 12.7 8.6 5.0 3.9 3.9 3.7 4.6 7.0 12.1 7.3 n/a n/a 10.1 9.2 11.3
ex9 n/a n/a 0.2 1.3 3.4 1.7 1.7 0.8 0.4 1.2 n/a n/a 3.7 3.3 3.2
bodyy4 0.6 1.0 0.6 0.6 0.6 0.6 0.0 0.0 0.7 0.3 n/a n/a 0.4 0.5 0.7
bodyy5 0.4 1.7 1.4 1.3 1.1 1.8 1.7 1.6 1.6 1.6 n/a n/a 0.9 1.3 1.6
bodyy6 n/a n/a 0.2 0.3 0.1 0.7 0.7 1.1 1.0 1.8 0.8 0.8 1.1 1.2 1.5
Muu 1.8 2.3 2.3 2.4 2.3 0.9 0.9 0.9 0.9 0.9 3.8 3.8 3.8 3.8 3.8
s3rmt3m3 0.2 1.1 10.5 10.5 10.8 5.7 5.7 7.3 11.6 11.7 n/a n/a 12.8 20.0 26.9
s3rmt3m1 3.1 4.1 3.0 4.1 1.6 6.7 7.7 7.8 7.7 8.8 n/a n/a 11.1 10.0 13.5
bcsstk28 n/a n/a 3.2 6.8 12.5 n/a n/a 5.2 3.1 14.4 n/a n/a 11.6 12.7 15.8
s3rmq4m1 5.1 3.6 6.9 7.1 4.3 9.9 10.9 10.0 8.0 2.7 n/a n/a 4.2 4.2 5.3
bcsstk16 3.5 14.7 13.1 13.0 12.6 12.3 12.7 10.5 8.5 7.7 12.3 11.8 10.1 8.3 6.9
Kuu 3.8 3.5 3.5 3.5 2.4 9.6 9.3 9.2 9.3 8.5 n/a n/a 11.4 11.0 9.8
bcsstk38 n/a n/a 8.3 4.2 5.4 6.0 7.2 5.6 4.0 4.0 n/a n/a 0.3 0.4 4.9
msc23052 3.0 1.2 0.5 0.3 0.4 4.5 4.7 3.7 3.6 4.1 n/a n/a 5.5 4.2 15.2
msc10848 n/a n/a 2.9 1.8 2.7 n/a n/a 8.1 9.4 11.7 n/a n/a 13.6 10.2 10.1
cfd2 5.5 11.8 11.5 11.1 11.3 2.7 2.7 2.7 2.4 3.3 12.1 12.1 11.9 11.7 11.7
nd3k 1.9 1.2 1.2 0.3 1.7 1.9 2.5 2.0 2.0 3.3 9.4 10.2 9.1 7.3 8.4
ship_001 n/a n/a 4.0 3.1 3.9 n/a n/a 4.0 2.5 2.5 n/a n/a 0.2 0.7 4.7
shipsec5 n/a n/a 0.7 1.4 10.3 n/a n/a 2.0 1.3 2.5 n/a n/a 1.1 1.6 7.9
G3_circuit 0.6 0.6 0.4 0.3 0.4 2.8 2.7 2.7 2.6 4.2 n/a n/a 3.3 2.4 2.4
hood 3.6 2.8 3.9 2.6 7.7 0.8 1.4 1.4 1.5 2.7 3.0 2.5 2.4 2.2 2.6
crankseg_1 n/a n/a 5.6 5.4 7.3 n/a n/a 4.8 4.8 6.5 n/a n/a 9.4 12.2 12.1
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▼ Table E.14—Average iteration overhead for error correction in case of two single-bit
flip error injections with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 18.3 17.7 19.9 15.2 13.9 19.0 18.9 18.6 19.0 13.8 21.9 22.5 20.2 17.2 14.2
bcsstk10 9.7 9.7 9.8 10.0 9.9 14.1 17.2 13.6 12.7 12.8 22.2 18.2 15.8 15.2 14.4
msc01050 n/a n/a 8.0 5.6 12.8 n/a n/a 4.6 9.2 16.1 n/a n/a 17.3 17.7 18.6
bcsstk21 3.7 8.5 8.0 7.9 7.6 13.1 10.7 8.8 7.9 7.0 12.3 10.7 11.1 11.4 11.0
bcsstk11 n/a n/a 15.9 14.9 15.1 n/a n/a 24.8 24.4 24.6 n/a n/a 12.7 13.1 14.8
nasa2146 2.9 2.8 2.9 3.4 3.8 2.9 3.2 3.1 3.0 3.3 n/a n/a 8.8 6.7 5.4
sts4098 n/a n/a 6.1 5.8 5.7 5.3 5.3 7.0 6.8 8.1 7.5 6.4 6.2 6.5 6.8
bcsstk13 n/a n/a 4.3 4.7 3.2 3.8 9.1 16.2 16.6 15.7 20.2 22.0 19.6 21.9 22.8
msc04515 15.2 10.8 10.4 11.7 8.9 14.1 13.2 10.4 12.3 12.1 n/a n/a 16.1 15.4 11.7
ex9 n/a n/a 3.2 4.9 5.3 16.8 8.8 1.7 1.2 1.2 n/a n/a 8.5 5.1 10.8
bodyy4 0.8 1.5 1.5 1.6 1.6 0.8 0.7 0.7 0.8 0.7 n/a n/a 0.9 1.3 2.1
bodyy5 0.6 1.7 1.6 1.4 1.3 2.2 2.1 2.1 1.7 1.7 n/a n/a 1.9 2.3 2.8
bodyy6 n/a n/a 1.2 1.0 2.5 4.1 3.9 3.0 3.3 3.0 3.1 2.7 2.5 2.6 2.7
Muu 2.4 3.1 3.1 3.4 3.5 3.8 3.8 3.8 3.8 4.1 14.6 15.8 15.8 16.3 17.1
s3rmt3m3 2.0 2.5 13.7 13.6 11.6 13.5 14.0 14.7 17.1 28.0 n/a n/a 19.6 20.3 31.2
s3rmt3m1 5.2 4.6 4.6 4.6 3.7 12.1 16.1 17.0 23.9 17.5 n/a n/a 19.6 20.1 22.9
bcsstk28 n/a n/a 4.6 6.8 17.0 n/a n/a 9.2 8.0 30.9 n/a n/a 20.8 21.3 26.0
s3rmq4m1 5.3 6.5 7.0 7.5 8.6 10.8 12.2 14.0 14.9 24.8 n/a n/a 11.5 10.9 12.1
bcsstk16 3.6 15.5 15.5 15.6 14.4 15.8 14.4 13.7 13.6 12.6 13.2 13.4 13.5 14.0 14.4
Kuu 7.7 6.7 6.8 5.9 5.3 13.4 12.6 12.2 12.6 11.3 n/a n/a 16.9 15.3 13.7
bcsstk38 n/a n/a 8.4 6.3 14.8 10.3 10.7 8.8 7.5 8.4 n/a n/a 15.0 15.4 8.1
msc23052 4.4 3.8 2.2 1.3 0.5 4.7 5.1 5.3 5.3 4.4 n/a n/a 10.4 9.9 15.8
msc10848 n/a n/a 3.8 3.1 2.7 n/a n/a 16.5 18.0 13.4 n/a n/a 20.6 20.6 17.7
cfd2 6.2 12.3 12.1 11.7 12.0 4.3 4.6 4.0 4.0 3.7 12.4 12.3 12.2 12.2 12.3
nd3k 2.8 4.3 4.2 6.3 1.9 7.0 8.5 8.7 5.9 4.5 10.7 10.8 11.1 10.5 11.1
ship_001 n/a n/a 4.0 3.9 5.0 n/a n/a 10.7 10.2 7.1 n/a n/a 0.5 1.3 5.9
shipsec5 n/a n/a 3.7 10.8 10.3 n/a n/a 2.4 1.7 2.6 n/a n/a 1.6 1.6 12.9
G3_circuit 0.7 1.0 0.9 0.8 0.9 3.6 3.3 3.3 3.3 5.2 n/a n/a 3.9 2.6 3.5
hood 5.7 8.3 9.5 5.5 8.6 3.4 2.4 2.4 2.3 3.0 4.1 4.0 3.9 4.0 4.9
crankseg_1 n/a n/a 6.1 6.0 10.9 n/a n/a 9.6 7.5 6.9 n/a n/a 24.5 27.7 23.6
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▼ Table E.15 —Average iteration overhead for error correction in case of five single-bit
flip error injections with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 23.8 27.1 26.5 23.9 19.5 26.5 26.8 26.6 25.5 25.0 27.5 27.6 29.7 29.3 28.2
bcsstk10 11.5 12.9 12.4 11.5 13.8 21.6 22.4 21.3 22.2 20.5 28.4 27.3 25.3 24.2 22.8
msc01050 n/a n/a 9.2 5.7 14.9 n/a n/a 6.7 14.3 16.9 n/a n/a 29.8 36.2 35.4
bcsstk21 4.5 11.4 9.6 12.4 11.0 21.3 20.2 18.9 19.4 18.5 18.5 20.5 21.4 20.8 22.3
bcsstk11 n/a n/a 23.5 20.3 21.8 n/a n/a 29.3 29.6 29.3 n/a n/a 17.5 17.4 20.5
nasa2146 3.9 4.6 5.3 5.5 6.0 4.6 4.2 4.5 5.5 8.8 n/a n/a 11.1 9.4 8.4
sts4098 n/a n/a 8.3 7.2 9.8 6.0 8.2 12.8 13.3 19.7 12.9 13.7 13.4 14.4 15.8
bcsstk13 n/a n/a 6.6 10.8 16.4 8.0 12.2 22.1 24.0 27.0 22.4 24.8 35.6 37.7 34.7
msc04515 15.7 13.2 12.1 12.1 12.9 14.5 13.9 20.0 19.4 12.6 n/a n/a 24.7 22.5 28.7
ex9 n/a n/a 6.6 10.6 7.2 20.2 14.4 2.8 2.4 4.2 n/a n/a 9.3 9.8 13.2
bodyy4 1.0 1.9 1.8 2.3 3.0 0.9 0.8 0.8 1.5 1.3 n/a n/a 1.0 1.7 3.9
bodyy5 0.8 2.5 2.7 2.6 2.3 2.4 2.5 2.6 2.7 2.7 n/a n/a 8.4 11.0 12.8
bodyy6 n/a n/a 1.4 2.9 2.9 6.3 6.7 6.0 5.3 5.7 6.4 6.6 6.0 5.5 5.2
Muu 2.5 4.2 4.4 4.4 4.7 8.2 8.2 8.2 8.5 8.8 16.7 16.7 17.1 17.1 17.5
s3rmt3m3 3.7 4.8 16.9 16.9 19.5 22.1 18.6 17.8 25.2 28.4 n/a n/a 23.5 21.3 32.5
s3rmt3m1 11.3 14.0 11.7 10.4 12.0 24.4 26.8 22.8 28.4 29.9 n/a n/a 25.3 22.5 36.7
bcsstk28 n/a n/a 6.7 10.0 22.4 n/a n/a 14.3 10.6 31.4 n/a n/a 35.1 26.3 26.7
s3rmq4m1 14.4 18.7 18.9 19.5 18.0 17.3 23.3 20.7 25.1 26.4 n/a n/a 23.5 18.9 23.3
bcsstk16 6.6 21.4 22.0 20.8 20.8 18.5 17.4 15.9 17.1 16.2 20.5 16.6 15.8 17.4 18.0
Kuu 12.2 10.6 10.4 10.0 9.5 17.8 16.3 16.0 15.2 14.9 n/a n/a 19.5 20.4 19.8
bcsstk38 n/a n/a 10.6 8.4 27.1 20.0 24.9 19.0 18.8 18.2 n/a n/a 19.9 15.4 17.5
msc23052 5.2 5.0 2.3 1.4 2.1 10.5 9.1 8.1 8.4 9.2 n/a n/a 10.7 10.3 17.7
msc10848 n/a n/a 7.1 10.7 9.9 n/a n/a 21.2 24.3 24.1 n/a n/a 21.0 22.8 23.9
cfd2 6.4 12.4 12.1 11.7 12.3 4.8 4.8 4.6 4.3 4.2 12.6 12.7 12.5 12.5 12.8
nd3k 6.2 7.2 7.9 8.8 7.0 9.9 10.8 10.3 7.7 7.2 13.3 12.0 12.9 12.5 12.1
ship_001 n/a n/a 8.2 5.9 6.0 n/a n/a 23.6 16.7 12.0 n/a n/a 0.8 2.1 16.7
shipsec5 n/a n/a 6.9 10.8 10.5 n/a n/a 4.7 3.1 2.8 n/a n/a 1.8 2.2 18.5
G3_circuit 1.3 1.6 1.5 1.6 3.0 4.8 4.2 3.3 3.8 9.5 n/a n/a 5.2 5.0 5.5
hood 14.8 13.3 14.8 10.2 9.7 5.5 4.1 3.8 3.2 5.2 5.5 4.6 4.1 4.3 5.6
crankseg_1 n/a n/a 9.2 9.9 12.7 n/a n/a 15.4 15.2 15.3 n/a n/a 27.1 28.8 28.7
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▼ Table E.16 —Average iteration overhead for error correction in case of ten single-bit
flip error injections with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 24.6 27.3 27.7 25.0 25.6 29.8 30.0 27.3 29.1 29.6 27.7 33.0 29.7 29.5 31.0
bcsstk10 12.8 13.7 14.5 14.7 14.6 25.4 24.9 23.6 23.7 22.7 28.6 28.1 26.5 24.9 24.4
msc01050 n/a n/a 11.4 5.9 15.6 n/a n/a 8.3 19.3 20.5 n/a n/a 36.5 36.7 40.5
bcsstk21 7.0 13.4 17.0 15.7 16.1 22.4 23.3 23.1 23.6 23.6 21.5 23.7 22.5 23.4 23.1
bcsstk11 n/a n/a 24.2 20.6 25.4 n/a n/a 31.7 34.1 31.2 n/a n/a 19.9 17.8 27.4
nasa2146 4.6 5.5 6.4 7.1 6.6 5.3 5.5 5.4 5.9 17.1 n/a n/a 11.3 10.6 9.8
sts4098 n/a n/a 10.5 11.6 16.9 7.5 10.1 22.2 20.6 20.5 14.6 19.4 19.1 18.5 21.2
bcsstk13 n/a n/a 8.9 15.6 17.5 9.0 15.7 25.1 25.5 32.6 24.0 28.0 35.8 38.4 38.7
msc04515 23.8 23.9 21.8 22.6 21.9 15.6 17.9 21.2 20.1 14.9 n/a n/a 24.8 23.3 35.9
ex9 n/a n/a 8.8 11.1 8.0 23.3 15.0 4.6 3.4 6.2 n/a n/a 9.5 10.4 19.4
bodyy4 1.5 3.7 3.5 3.6 3.3 2.3 1.4 1.5 1.7 3.2 n/a n/a 1.1 2.0 6.5
bodyy5 1.0 4.2 4.0 4.2 4.6 2.8 3.1 3.1 3.3 3.7 n/a n/a 17.5 12.7 14.9
bodyy6 n/a n/a 2.8 3.0 4.6 9.6 9.1 8.5 8.9 9.3 8.9 9.7 9.1 10.1 9.8
Muu 5.8 6.9 6.9 6.9 6.8 17.4 17.4 17.4 17.4 17.4 27.1 27.1 35.4 35.4 35.4
s3rmt3m3 9.5 9.4 24.4 21.7 21.1 25.8 27.7 18.0 35.7 29.4 n/a n/a 24.8 24.9 34.4
s3rmt3m1 11.7 14.1 14.6 16.2 20.2 26.3 28.6 30.7 28.9 30.9 n/a n/a 25.6 24.9 40.5
bcsstk28 n/a n/a 8.9 13.4 28.3 n/a n/a 19.8 16.6 32.7 n/a n/a 36.5 27.1 27.0
s3rmq4m1 24.1 28.2 25.9 24.2 28.7 28.0 26.7 22.5 28.1 28.2 n/a n/a 24.8 19.7 34.4
bcsstk16 7.0 25.2 24.9 22.2 26.8 22.6 22.8 22.3 21.4 23.0 23.0 22.0 20.6 22.0 22.7
Kuu 14.0 14.9 14.2 12.6 13.0 18.1 18.8 17.4 18.7 16.0 n/a n/a 21.9 20.8 20.5
bcsstk38 n/a n/a 12.8 15.1 31.6 23.8 29.5 23.3 24.6 23.2 n/a n/a 30.3 33.6 19.4
msc23052 5.8 5.0 3.9 2.5 3.1 11.2 12.3 12.7 12.2 11.1 n/a n/a 11.7 10.5 17.8
msc10848 n/a n/a 8.2 10.9 10.8 n/a n/a 27.9 31.0 27.9 n/a n/a 31.9 28.1 32.9
cfd2 6.9 12.5 12.4 11.9 12.3 5.6 5.5 5.4 5.0 6.1 12.7 12.8 12.5 12.6 13.6
nd3k 10.6 9.4 8.2 10.0 9.0 13.5 12.3 10.5 7.7 10.2 16.5 14.0 14.8 16.0 13.1
ship_001 n/a n/a 10.4 10.6 12.6 n/a n/a 25.9 25.3 24.6 n/a n/a 1.0 3.9 17.5
shipsec5 n/a n/a 8.8 11.8 10.5 n/a n/a 8.0 6.5 8.5 n/a n/a 2.0 5.0 18.6
G3_circuit 2.1 2.6 2.0 3.0 6.4 5.3 4.9 5.0 5.7 11.9 n/a n/a 5.3 5.5 7.3
hood 19.2 16.3 15.4 14.2 10.6 5.8 4.7 4.7 4.9 9.0 6.0 5.8 5.6 6.1 5.8
crankseg_1 n/a n/a 11.5 10.6 23.0 n/a n/a 21.6 21.3 19.6 n/a n/a 28.6 29.7 33.7
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Tables E.17, E.18, E.19, and E.20 show the iteration overhead required for convergence
to a correct result in case of multi-bit flip error injections. Experiments using rounding
error thresholds τ that lead to false positive error detections in error-free executions
are indicated by n/a.
▼ Table E.17 —Average iteration overhead for error correction in case of one multi-bit
flip error injection with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 12.0 12.0 11.0 11.0 9.9 7.0 7.4 7.9 8.0 10.2 12.5 11.5 9.0 9.0 6.7
bcsstk10 9.4 9.5 9.2 9.1 8.9 9.1 7.7 6.4 5.0 6.6 18.9 10.5 8.9 10.1 7.7
msc01050 n/a n/a 4.6 4.7 12.3 n/a n/a 6.1 4.0 18.4 n/a n/a 9.9 10.7 10.5
bcsstk21 0.9 7.3 8.2 7.0 7.2 8.9 6.9 5.0 3.0 5.7 7.0 6.3 4.8 4.4 4.0
bcsstk11 n/a n/a 11.0 11.4 10.3 n/a n/a 13.0 15.3 12.8 n/a n/a 9.7 9.3 9.2
nasa2146 2.6 2.0 1.6 1.4 1.2 2.1 2.4 2.3 2.3 2.4 n/a n/a 7.9 5.7 4.3
sts4098 3.5 3.4 2.7 1.9 2.6 3.4 4.4 4.8 4.8 4.0 6.7 6.4 6.1 5.9 5.0
bcsstk13 12.4 11.3 10.3 8.4 7.7 11.1 12.4 12.5 10.5 7.0 10.3 7.5 6.9 6.4 4.5
msc04515 10.4 8.3 5.2 4.1 5.8 3.6 8.4 8.1 11.0 13.0 n/a n/a 11.9 12.7 10.7
ex9 n/a n/a 0.4 0.7 1.2 n/a n/a 0.6 0.7 1.1 n/a n/a 4.7 5.1 5.4
bodyy4 1.1 1.2 0.7 0.5 0.7 0.7 0.7 0.7 0.5 0.7 n/a n/a 0.7 0.7 0.6
bodyy5 0.2 1.6 1.4 1.2 1.0 1.7 1.6 1.6 1.6 1.5 n/a n/a 1.1 1.4 1.5
bodyy6 n/a n/a 0.3 0.2 0.2 1.0 1.0 1.0 1.1 1.1 0.9 0.6 0.6 0.8 0.8
Muu 2.6 2.4 2.5 2.5 2.4 0.8 0.8 0.8 0.8 3.4 4.4 4.4 4.4 4.4 4.4
s3rmt3m3 0.6 0.2 11.4 10.0 10.2 15.3 12.4 7.5 10.3 19.9 n/a n/a 24.6 25.7 27.8
s3rmt3m1 0.9 1.2 0.8 3.0 1.5 15.7 13.5 10.3 10.6 12.9 n/a n/a 13.8 13.9 15.0
bcsstk28 n/a n/a 4.7 5.7 13.0 n/a n/a 6.8 6.6 14.6 n/a n/a 15.2 14.9 14.6
s3rmq4m1 3.5 2.7 4.1 4.9 4.7 10.3 11.7 13.3 10.3 7.3 n/a n/a 5.3 5.2 4.7
bcsstk16 4.2 13.9 12.5 12.6 10.5 11.7 12.1 8.9 8.1 7.7 12.0 11.0 9.8 6.3 6.5
Kuu 3.8 3.5 3.5 3.5 2.4 9.5 9.2 9.1 9.3 8.4 n/a n/a 11.1 11.4 10.2
bcsstk38 n/a n/a 1.8 3.0 2.3 11.0 9.6 5.1 3.7 3.7 n/a n/a 0.1 0.1 0.0
msc23052 0.0 0.0 0.4 1.2 0.2 4.8 4.9 3.8 3.5 4.7 n/a n/a 6.9 6.9 6.3
msc10848 n/a n/a 1.0 3.0 12.3 n/a n/a 8.2 11.3 11.3 n/a n/a 15.4 12.1 12.0
cfd2 6.8 12.0 12.0 11.8 11.5 2.8 2.8 2.8 2.5 2.5 12.2 12.4 12.2 11.9 11.9
nd3k 0.4 0.5 0.5 2.1 0.0 1.9 2.7 1.9 1.8 4.5 9.3 8.9 8.0 9.1 7.9
ship_001 n/a n/a 0.4 0.1 2.2 n/a n/a 2.7 2.4 2.0 n/a n/a 1.0 1.0 1.2
shipsec5 n/a n/a 0.1 0.1 1.3 n/a n/a 1.9 1.3 1.3 n/a n/a 2.0 2.1 1.5
G3_circuit 0.7 0.9 0.7 0.7 0.4 2.9 2.8 2.8 3.2 3.4 n/a n/a 3.5 3.0 2.9
hood 3.6 3.1 3.2 2.6 2.1 1.7 1.4 1.5 1.7 4.0 3.0 2.9 2.3 2.1 2.1
crankseg_1 n/a n/a 0.4 1.0 7.6 n/a n/a 4.8 4.8 6.4 n/a n/a 12.1 12.8 13.0
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▼ Table E.18 —Average iteration overhead for error correction in case of two multi-bit
flip error injections with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 19.9 21.5 20.3 15.9 12.7 23.2 19.5 19.2 15.9 14.7 21.1 21.7 20.4 18.5 15.5
bcsstk10 10.0 9.9 10.2 9.4 9.3 17.9 16.3 12.9 12.1 12.2 19.9 16.3 13.4 16.2 14.1
msc01050 n/a n/a 8.2 9.9 13.3 n/a n/a 7.0 10.2 21.0 n/a n/a 18.4 18.7 16.6
bcsstk21 1.5 7.3 8.7 8.8 8.6 14.4 12.1 10.4 8.2 8.8 13.5 12.0 12.1 13.0 9.7
bcsstk11 n/a n/a 18.1 16.7 16.8 n/a n/a 21.8 21.1 21.7 n/a n/a 12.9 13.6 13.1
nasa2146 2.8 2.7 2.7 3.3 3.6 2.5 3.0 2.9 2.8 2.9 n/a n/a 8.8 6.7 5.5
sts4098 8.8 7.9 4.7 5.5 3.2 3.5 5.2 6.2 6.1 7.3 7.4 6.5 6.2 6.2 6.2
bcsstk13 17.2 17.2 16.1 12.8 16.8 14.4 15.1 22.8 17.1 16.7 21.3 16.2 23.6 21.9 26.3
msc04515 13.8 8.3 8.1 10.2 6.5 6.1 10.1 9.2 16.5 14.2 n/a n/a 15.1 15.2 14.5
ex9 n/a n/a 0.7 1.2 1.9 n/a n/a 1.4 1.4 1.3 n/a n/a 7.8 8.3 9.4
bodyy4 1.6 1.4 1.5 1.4 1.3 0.8 0.8 0.9 0.7 0.8 n/a n/a 2.5 2.5 1.9
bodyy5 0.5 1.7 1.5 1.2 1.1 2.0 2.0 1.9 1.6 1.6 n/a n/a 1.6 2.2 2.6
bodyy6 n/a n/a 1.1 1.3 2.1 4.1 4.4 3.3 3.3 3.5 0.9 0.8 1.0 1.4 1.7
Muu 4.9 4.8 4.8 4.9 5.0 3.1 3.1 3.1 3.1 5.5 13.9 15.1 15.1 15.5 16.3
s3rmt3m3 2.7 2.2 12.0 11.2 18.2 17.0 15.2 15.4 18.9 20.5 n/a n/a 26.7 26.6 28.8
s3rmt3m1 4.2 3.6 3.2 3.7 4.3 15.8 14.7 15.2 21.5 21.2 n/a n/a 24.4 24.1 22.2
bcsstk28 n/a n/a 9.0 9.9 15.8 n/a n/a 13.9 11.2 17.5 n/a n/a 24.5 24.4 26.1
s3rmq4m1 4.1 4.2 6.2 6.2 7.5 15.0 18.0 16.1 17.6 23.9 n/a n/a 11.5 11.7 11.6
bcsstk16 4.4 14.8 14.7 14.8 13.6 14.0 13.1 13.1 13.0 12.2 12.6 12.7 12.8 12.3 13.8
Kuu 10.5 7.7 7.2 6.9 6.6 13.7 13.8 12.5 13.3 12.5 n/a n/a 16.2 15.8 15.3
bcsstk38 n/a n/a 7.2 7.3 3.4 13.7 13.7 8.6 6.8 7.9 n/a n/a 15.0 15.0 16.0
msc23052 0.3 0.3 0.6 1.3 1.3 6.5 4.9 6.5 6.4 5.6 n/a n/a 10.2 10.2 9.9
msc10848 n/a n/a 5.1 7.1 16.3 n/a n/a 19.6 16.6 14.8 n/a n/a 23.7 22.0 19.3
cfd2 7.1 12.4 12.2 11.9 12.2 4.8 4.7 4.1 4.2 4.2 12.4 12.5 12.4 12.2 12.6
nd3k 5.0 5.7 4.8 5.5 4.7 5.6 6.5 6.1 6.0 4.9 12.2 12.9 11.3 9.7 7.9
ship_001 n/a n/a 0.4 0.9 3.0 n/a n/a 5.6 3.5 2.7 n/a n/a 2.2 2.1 1.7
shipsec5 n/a n/a 0.3 0.7 3.1 n/a n/a 2.3 3.0 2.9 n/a n/a 2.7 2.8 1.6
G3_circuit 1.1 0.9 1.0 1.2 1.2 3.7 3.3 3.3 3.4 5.1 n/a n/a 3.7 4.1 3.7
hood 6.6 6.6 6.9 5.5 3.9 2.7 2.4 2.2 1.7 4.0 4.0 3.8 4.0 4.3 4.9
crankseg_1 n/a n/a 1.6 2.0 13.3 n/a n/a 10.3 8.1 6.9 n/a n/a 22.8 24.1 22.3
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▼ Table E.19 —Average iteration overhead for error correction in case of five multi-bit
flip error injections with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 24.8 25.6 27.3 25.1 19.7 27.1 26.1 28.4 26.8 24.2 27.8 27.4 29.4 29.5 29.6
bcsstk10 12.5 12.5 12.4 12.5 13.1 26.1 24.4 23.3 21.7 20.7 27.8 25.8 24.7 24.9 25.9
msc01050 n/a n/a 18.4 19.6 24.6 n/a n/a 9.9 19.0 26.7 n/a n/a 28.0 35.9 33.5
bcsstk21 6.0 11.4 11.6 12.5 10.8 23.7 20.4 19.4 20.7 17.7 22.2 19.8 20.2 20.9 21.6
bcsstk11 n/a n/a 19.7 20.0 20.8 n/a n/a 27.9 28.5 31.2 n/a n/a 18.0 18.4 18.5
nasa2146 5.7 5.9 5.4 5.5 6.5 4.7 4.3 4.3 5.6 5.9 n/a n/a 11.3 9.5 8.3
sts4098 9.8 9.2 5.4 7.3 7.3 6.0 7.7 13.6 13.7 12.7 16.6 13.7 13.4 13.6 14.9
bcsstk13 24.0 21.9 17.2 30.5 23.8 14.5 18.1 28.5 30.3 34.3 30.9 34.2 27.7 30.3 30.9
msc04515 20.5 15.7 15.3 13.6 11.2 22.9 26.9 20.0 25.9 25.7 n/a n/a 27.6 28.5 26.8
ex9 n/a n/a 1.1 1.6 3.4 n/a n/a 3.6 3.0 4.2 n/a n/a 10.6 11.6 14.4
bodyy4 2.1 1.9 1.9 2.5 3.1 0.9 0.8 1.0 1.3 1.5 n/a n/a 3.8 3.6 3.4
bodyy5 0.6 2.5 2.5 2.6 3.1 2.9 2.9 2.7 2.8 2.7 n/a n/a 6.6 6.7 8.1
bodyy6 n/a n/a 1.8 2.4 3.7 6.3 6.7 6.1 5.3 6.0 6.4 6.4 6.1 4.8 5.7
Muu 6.8 6.8 6.9 6.8 6.9 7.3 7.3 7.3 7.6 7.8 16.7 16.7 17.1 17.1 17.5
s3rmt3m3 3.3 4.3 13.4 17.0 20.8 20.8 24.2 21.7 24.2 28.8 n/a n/a 32.4 32.9 33.6
s3rmt3m1 11.5 9.6 9.8 7.6 10.8 25.6 22.8 21.6 29.8 26.0 n/a n/a 35.4 35.6 37.0
bcsstk28 n/a n/a 11.9 13.4 23.4 n/a n/a 20.5 14.3 28.7 n/a n/a 31.5 30.7 31.3
s3rmq4m1 20.6 18.0 16.1 16.5 13.0 20.0 29.4 25.1 22.3 28.3 n/a n/a 21.7 22.3 21.2
bcsstk16 6.0 21.6 22.8 21.0 20.9 18.6 18.5 16.3 16.5 15.9 20.6 16.1 14.9 16.0 16.5
Kuu 12.5 10.3 10.0 9.6 9.3 16.9 16.0 16.3 14.2 14.7 n/a n/a 20.7 20.9 19.4
bcsstk38 n/a n/a 19.8 22.2 28.4 20.2 26.4 20.7 21.6 18.9 n/a n/a 16.4 16.1 16.5
msc23052 2.7 0.8 1.1 2.1 2.1 10.0 11.0 10.6 10.5 9.1 n/a n/a 13.3 13.5 13.2
msc10848 n/a n/a 8.0 11.2 24.9 n/a n/a 23.3 22.6 25.3 n/a n/a 28.5 29.0 24.6
cfd2 7.1 12.5 12.6 12.0 12.5 5.1 4.9 4.4 4.2 4.3 12.8 12.7 12.8 12.6 13.1
nd3k 5.4 6.6 5.1 7.3 5.9 8.5 8.1 6.2 6.4 7.1 13.6 14.0 11.8 12.7 11.7
ship_001 n/a n/a 3.0 4.0 19.3 n/a n/a 22.6 20.3 17.2 n/a n/a 2.4 2.2 2.1
shipsec5 n/a n/a 1.3 1.9 4.0 n/a n/a 4.2 3.3 3.8 n/a n/a 3.0 3.2 2.3
G3_circuit 2.0 2.3 1.7 1.7 2.9 4.5 4.4 3.6 4.1 11.1 n/a n/a 4.3 4.3 4.6
hood 15.3 10.8 9.3 9.9 6.7 4.4 3.8 3.4 3.6 4.5 5.0 4.3 4.3 5.4 5.5
crankseg_1 n/a n/a 3.2 3.9 13.7 n/a n/a 16.6 15.7 15.3 n/a n/a 24.3 25.4 24.2
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▼ Table E.20 — Average iteration overhead for error correction in case of ten multi-bit
flip error injections with respect to different τ ∈ [10−10,10−6].
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
τ ∶= 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6 10−10 10−9 10−8 10−7 10−6
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 27.7 26.6 28.3 27.8 24.0 28.9 28.8 28.8 27.8 27.6 29.1 31.7 30.1 33.5 30.3
bcsstk10 17.2 17.3 18.0 18.0 20.4 27.0 26.8 24.3 22.3 22.9 31.2 27.8 28.2 24.9 27.2
msc01050 n/a n/a 19.5 20.6 30.4 n/a n/a 13.0 19.9 29.8 n/a n/a 28.6 36.4 40.4
bcsstk21 10.1 13.9 16.4 16.5 16.0 24.1 22.3 22.1 20.8 22.2 23.0 22.7 22.9 23.0 21.8
bcsstk11 n/a n/a 23.2 24.1 22.9 n/a n/a 28.7 29.1 37.1 n/a n/a 27.0 27.5 27.2
nasa2146 5.8 6.6 6.1 6.4 7.5 5.3 5.3 5.6 6.4 6.4 n/a n/a 11.7 9.7 9.9
sts4098 13.7 14.1 14.2 15.6 23.5 8.0 9.4 19.5 21.2 20.7 21.4 20.4 19.5 18.3 20.7
bcsstk13 25.6 23.0 21.4 33.1 24.8 15.3 21.6 29.8 32.1 38.4 37.7 34.3 29.5 30.9 33.3
msc04515 29.9 26.4 26.3 24.3 23.8 26.9 28.9 21.6 26.2 27.0 n/a n/a 36.3 37.6 36.9
ex9 n/a n/a 1.6 2.0 6.1 n/a n/a 5.8 4.0 6.8 n/a n/a 15.0 14.9 17.1
bodyy4 3.8 3.6 3.6 3.5 3.4 1.4 1.4 1.3 1.4 1.7 n/a n/a 7.0 7.3 6.9
bodyy5 1.9 3.9 4.0 4.2 5.1 3.2 3.1 3.2 3.4 3.8 n/a n/a 23.8 24.2 28.6
bodyy6 n/a n/a 2.7 2.5 4.5 9.2 8.6 10.7 9.0 9.7 8.4 8.1 8.1 8.4 8.9
Muu 8.5 9.0 9.1 12.4 12.4 21.0 21.0 21.0 21.0 21.0 27.4 28.6 28.9 33.1 38.1
s3rmt3m3 9.9 9.2 22.3 22.2 22.0 29.3 30.0 26.0 33.4 33.8 n/a n/a 33.3 34.2 36.3
s3rmt3m1 12.9 11.5 11.7 12.1 19.4 31.1 30.5 26.8 31.8 27.6 n/a n/a 38.8 39.7 40.0
bcsstk28 n/a n/a 18.0 20.3 29.2 n/a n/a 23.6 22.2 30.6 n/a n/a 33.4 31.7 31.8
s3rmq4m1 22.6 22.3 22.2 24.2 25.7 22.0 31.1 29.7 23.1 34.2 n/a n/a 30.4 30.8 32.6
bcsstk16 7.5 24.7 25.2 26.0 26.3 22.6 22.8 21.7 22.4 23.3 23.3 22.1 21.1 22.7 22.8
Kuu 16.4 16.6 16.2 15.3 15.5 18.7 19.9 19.2 18.8 19.7 n/a n/a 21.1 22.2 22.3
bcsstk38 n/a n/a 23.4 27.1 29.2 20.6 27.4 27.5 26.1 25.2 n/a n/a 26.6 26.6 30.3
msc23052 8.1 0.8 1.1 6.8 3.7 12.2 13.0 11.7 12.7 12.2 n/a n/a 14.3 14.3 14.8
msc10848 n/a n/a 12.6 14.0 28.8 n/a n/a 27.4 29.2 26.5 n/a n/a 33.4 29.9 35.5
cfd2 7.6 12.6 12.8 12.2 13.0 5.2 5.1 5.4 5.2 5.5 12.8 12.8 12.9 13.0 13.1
nd3k 8.9 8.3 5.2 8.9 6.6 15.3 13.1 11.2 11.0 8.3 14.9 14.4 15.2 16.0 13.3
ship_001 n/a n/a 3.9 5.0 26.3 n/a n/a 22.6 20.7 25.9 n/a n/a 4.1 4.3 3.3
shipsec5 n/a n/a 1.7 1.9 10.2 n/a n/a 7.2 7.2 8.7 n/a n/a 5.3 5.3 3.7
G3_circuit 2.6 3.2 2.4 2.8 6.0 6.1 5.3 5.0 5.3 11.9 n/a n/a 9.1 9.5 6.7
hood 15.6 17.1 14.9 15.4 14.3 5.3 5.1 4.5 4.1 6.5 5.6 5.6 5.1 5.9 7.5
crankseg_1 n/a n/a 4.2 5.0 15.4 n/a n/a 21.2 20.3 21.7 n/a n/a 34.0 34.0 27.3
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E.4 ConjugateGradient solvers onApproximateCom-
puting Hardware
Table E.21 shows the solver iterations for executions on precise and approximate
hardware.
▼ Table E.21 — Average number of iterations for executions on precise hardware
IS, average number of iterations for executions on approximate hardware Iapx, and
resulting iteration overhead Oapx to converge to correct results.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
IS Iapx O IS Iapx Oapx IS Iapx Oapx
nos3 275 281.4 2.3% 250 253.8 1.5% 142 152.9 7.7%
bcsstk10 3,093 3,095.1 0.1% 1,062 1,178.2 10.9% 554 632.9 14.2%
msc01050 5,656 6,113.5 8.1% 1,359 1,682.4 23.8% 1,481 1,891.7 27.7%
bcsstk21 10,937 10,937.0 0.0% 790 859.6 8.8% 329 383.9 16.7%
bcsstk11 19,259 19,909.1 3.4% 5,741 6,363.7 10.8% 22,993 23,160.5 0.7%
nasa2146 506 559.5 10.6% 415 437.7 5.5% 359 381.2 6.2%
sts4098 15,688 16,149.8 2.9% 604 676.3 12.0% 563 669.5 18.9%
bcsstk13 1,889 1,889.0 0.0% 1,573 1,984.2 26.1% 1,489 1,793.3 20.4%
msc04515 5,631 6,543.0 16.2% 4,827 5,229.2 8.3% 4,384 4,819.6 9.9%
ex9 77,631 80,173.7 3.3% 17,290 17,435.6 0.8% 15,369 15,369.0 0.0%
bodyy4 226 232.5 2.9% 213 215.6 1.2% 284 305.4 7.5%
bodyy5 717 733.6 2.3% 538 546.1 1.5% 1,466 1,546.0 5.5%
bodyy6 2,184 2,226.9 2.0% 1,271 1,307.5 2.9% 1,090 1,201.6 10.2%
Muu 44 44.2 0.5% 17 17.0 0.0% 12 12.1 0.7%
s3rmt3m3 838 859.3 2.5% 15,436 15,603.7 1.1% 10,935 11,728.9 7.3%
s3rmt3m1 76,595 86,385.8 12.8% 11,692 11,759.1 0.6% 65,550 65,550.0 0.0%
bcsstk28 13,776 13,776.0 0.0% 5,142 5,680.7 10.5% 3,138 3,866.8 23.2%
s3rmq4m1 50,410 54,403.8 7.9% 8,070 8,170.8 1.2% 48,955 50,740.8 3.6%
bcsstk16 620 702.6 13.3% 279 313.9 12.5% 225 267.5 18.9%
Kuu 684 704.0 2.9% 545 551.4 1.2% 243 258.0 6.2%
bcsstk38 19,575 20,628.7 5.4% 15,001 16,658.5 11.0% 37,301 37,301.0 0.0%
msc23052 284,012 284,012.0 0.0% 217,329 217,560.0 0.1% 37,100 37,883.7 2.1%
msc10848 110,121 110,121.0 0.0% 5,782 6,043.0 4.5% 5,147 5,571.1 8.2%
cfd2 2,395 2,427.3 1.3% 4,984 5,007.2 0.5% 2,010 2,010.0 0.0%
nd3k 4,214 4,214.0 0.0% 7,509 7,509.0 0.0% 4,338 4,501.2 3.8%
ship_001 96,123 96,123.0 0.0% 59,961 61,899.1 3.2% 86,456 86,456.0 0.0%
shipsec5 8,144 8,144.0 0.0% 4,814 4,953.2 2.9% 7,156 7,156.0 0.0%
G3_circuit 9,391 9,450.8 0.6% 3,070 3,070.0 0.0% 6,231 6,278.5 0.8%
hood 17,592 17,835.3 1.4% 7,299 7,405.1 1.5% 7,295 7,442.5 2.0%
crankseg_1 2,884 2,928.9 1.6% 958 1,003.1 4.7% 742 751.1 1.2%
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Energy
Table E.22 shows the energy for executions on precise and approximate hardware.
▼ Table E.22 — Average energy for executions on precise hardware ES, average
energy for executions on approximate hardware Eapx, and resulting energy comparison
CEnergy.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
ES Eapx CEnergy ES Eapx CEnergy ES Eapx CEnergy
[J] [J] [%] [J] [J] [%] [J] [J] [%]
nos3 4.2 ⋅ 10−4 2.4 ⋅ 10−4 56.6% 4.0 ⋅ 10−4 2.2 ⋅ 10−4 56.5% 3.8 ⋅ 10−4 3.1 ⋅ 10−4 80.3%
bcsstk10 6.0 ⋅ 10−3 3.3 ⋅ 10−3 54.6% 2.3 ⋅ 10−3 1.8 ⋅ 10−3 78.9% 2.1 ⋅ 10−3 2.0 ⋅ 10−3 95.7%
msc01050 8.4 ⋅ 10−3 8.5 ⋅ 10−3 101.3% 1.9 ⋅ 10−3 1.6 ⋅ 10−3 88.0% 3.6 ⋅ 10−3 3.5 ⋅ 10−3 96.6%
bcsstk21 2.1 ⋅ 10−2 1.7 ⋅ 10−2 80.0% 1.9 ⋅ 10−3 1.9 ⋅ 10−3 97.0% 9.9 ⋅ 10−4 1.1 ⋅ 10−3 110.4%
bcsstk11 5.7 ⋅ 10−2 4.1 ⋅ 10−2 71.2% 1.9 ⋅ 10−2 1.7 ⋅ 10−2 91.4% 1.1 ⋅ 10−1 1.1 ⋅ 10−1 98.8%
nasa2146 3.2 ⋅ 10−3 1.8 ⋅ 10−3 57.1% 2.7 ⋅ 10−3 1.9 ⋅ 10−3 68.2% 4.3 ⋅ 10−3 4.2 ⋅ 10−3 96.5%
sts4098 8.2 ⋅ 10−2 8.4 ⋅ 10−2 102.6% 4.3 ⋅ 10−3 3.4 ⋅ 10−3 78.6% 6.9 ⋅ 10−3 6.7 ⋅ 10−3 97.3%
bcsstk13 1.4 ⋅ 10−5 1.4 ⋅ 10−5 100.0% 1.1 ⋅ 10−2 1.2 ⋅ 10−2 105.0% 2.0 ⋅ 10−2 2.1 ⋅ 10−2 106.2%
msc04515 4.5 ⋅ 10−2 3.8 ⋅ 10−2 83.6% 4.3 ⋅ 10−2 4.1 ⋅ 10−2 96.9% 6.7 ⋅ 10−2 7.8 ⋅ 10−2 115.4%
ex9 3.3 ⋅ 10−1 3.3 ⋅ 10−1 101.5% 1.4 ⋅ 10−1 1.4 ⋅ 10−1 101.3% 2.3 ⋅ 10−1 2.3 ⋅ 10−1 98.7%
bodyy4 3.2 ⋅ 10−3 2.3 ⋅ 10−3 69.3% 3.4 ⋅ 10−3 2.1 ⋅ 10−3 61.6% 6.8 ⋅ 10−3 6.7 ⋅ 10−3 98.0%
bodyy5 1.1 ⋅ 10−2 8.0 ⋅ 10−3 73.8% 9.3 ⋅ 10−3 6.7 ⋅ 10−3 72.5% 3.7 ⋅ 10−2 3.9 ⋅ 10−2 103.9%
bodyy6 3.5 ⋅ 10−2 3.0 ⋅ 10−2 86.1% 2.3 ⋅ 10−2 1.7 ⋅ 10−2 74.8% 2.9 ⋅ 10−2 2.6 ⋅ 10−2 86.6%
Muu 5.8 ⋅ 10−4 1.6 ⋅ 10−4 27.4% 2.4 ⋅ 10−4 8.0 ⋅ 10−5 33.3% 3.0 ⋅ 10−4 1.8 ⋅ 10−4 60.7%
s3rmt3m3 6.8 ⋅ 10−3 2.4 ⋅ 10−3 34.3% 3.0 ⋅ 10−1 2.1 ⋅ 10−1 69.0% 1.8 ⋅ 10−1 1.8 ⋅ 10−1 104.4%
s3rmt3m1 9.3 ⋅ 10−1 8.1 ⋅ 10−1 86.9% 2.3 ⋅ 10−1 1.5 ⋅ 10−1 63.4% 2.5 ⋅ 100 2.5 ⋅ 100 98.9%
bcsstk28 3.1 ⋅ 10−1 2.7 ⋅ 10−1 85.3% 1.0 ⋅ 10−1 1.0 ⋅ 10−1 100.9% 1.2 ⋅ 10−1 1.2 ⋅ 10−1 101.5%
s3rmq4m1 6.8 ⋅ 10−1 6.1 ⋅ 10−1 90.0% 1.7 ⋅ 10−1 1.1 ⋅ 10−1 66.6% 1.6 ⋅ 100 1.5 ⋅ 100 91.4%
bcsstk16 1.2 ⋅ 10−2 1.1 ⋅ 10−2 88.5% 6.7 ⋅ 10−3 4.9 ⋅ 10−3 73.9% 1.0 ⋅ 10−2 8.9 ⋅ 10−3 87.6%
Kuu 1.7 ⋅ 10−2 9.6 ⋅ 10−3 57.7% 1.4 ⋅ 10−2 5.7 ⋅ 10−3 40.3% 1.2 ⋅ 10−2 1.0 ⋅ 10−2 85.2%
bcsstk38 2.4 ⋅ 10−1 2.4 ⋅ 10−1 99.6% 4.5 ⋅ 10−1 4.1 ⋅ 10−1 89.8% 9.3 ⋅ 10−5 9.3 ⋅ 10−5 100.0%
msc23052 2.5 ⋅ 101 2.3 ⋅ 101 93.7% 2.1 ⋅ 101 1.8 ⋅ 101 82.9% 3.1 ⋅ 10−4 3.0 ⋅ 10−4 96.7%
msc10848 2.1 ⋅ 10−4 2.1 ⋅ 10−4 100.0% 6.1 ⋅ 10−1 5.2 ⋅ 10−1 85.0% 1.1 ⋅ 100 1.1 ⋅ 100 99.2%
cfd2 1.9 ⋅ 10−1 1.4 ⋅ 10−1 74.2% 1.0 ⋅ 100 5.7 ⋅ 10−1 57.0% 4.3 ⋅ 10−1 4.0 ⋅ 10−1 93.1%
nd3k 9.3 ⋅ 10−1 4.3 ⋅ 10−1 46.8% 1.7 ⋅ 100 8.5 ⋅ 10−1 49.8% 1.6 ⋅ 100 6.9 ⋅ 10−1 43.7%
ship_001 5.7 ⋅ 10−4 5.7 ⋅ 10−4 100.0% 1.7 ⋅ 101 1.5 ⋅ 101 87.3% 8.4 ⋅ 10−4 8.4 ⋅ 10−4 100.0%
shipsec5 4.8 ⋅ 10−4 4.8 ⋅ 10−4 100.0% 1.2 ⋅ 100 1.0 ⋅ 100 80.3% 6.8 ⋅ 10−4 6.8 ⋅ 10−4 100.0%
G3_circuit 8.7 ⋅ 100 7.1 ⋅ 100 81.6% 3.5 ⋅ 100 2.6 ⋅ 100 75.5% 9.2 ⋅ 100 9.1 ⋅ 100 99.5%
hood 6.3 ⋅ 100 5.7 ⋅ 100 90.4% 5.5 ⋅ 100 4.6 ⋅ 100 84.5% 1.1 ⋅ 101 1.1 ⋅ 101 100.0%
crankseg_1 2.5 ⋅ 100 2.4 ⋅ 100 97.3% 8.4 ⋅ 10−1 6.1 ⋅ 10−1 72.4% 1.6 ⋅ 100 1.6 ⋅ 100 100.0%
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Table E.23 shows the contribution of the fault tolerance technique within the energy
demand for solver executions on approximate hardware.
▼ Table E.23 —Average energy for executions on approximate hardware Eapx, average
energy for fault tolerance evaluations EFT , and relative energy contribution of fault
tolerance p.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
Eapx EFT p Eapx EFT p Eapx EFT p
[J] [J] [%] [J] [J] [%] [J] [J] [%]
nos3 2.4 ⋅ 10−4 2.2 ⋅ 10−5 9.3% 2.2 ⋅ 10−4 2.5 ⋅ 10−5 11.3% 3.1 ⋅ 10−4 1.2 ⋅ 10−5 3.9%
bcsstk10 3.3 ⋅ 10−3 2.5 ⋅ 10−4 7.7% 1.8 ⋅ 10−3 1.4 ⋅ 10−4 7.6% 2.0 ⋅ 10−3 5.6 ⋅ 10−5 2.8%
msc01050 8.5 ⋅ 10−3 3.5 ⋅ 10−4 4.2% 1.6 ⋅ 10−3 1.7 ⋅ 10−4 10.5% 3.5 ⋅ 10−3 1.3 ⋅ 10−4 3.8%
bcsstk21 1.7 ⋅ 10−2 2.0 ⋅ 10−3 11.7% 1.9 ⋅ 10−3 2.6 ⋅ 10−4 13.6% 1.1 ⋅ 10−3 7.9 ⋅ 10−5 7.3%
bcsstk11 4.1 ⋅ 10−2 2.2 ⋅ 10−3 5.5% 1.7 ⋅ 10−2 1.0 ⋅ 10−3 6.0% 1.1 ⋅ 10−1 2.3 ⋅ 10−3 2.1%
nasa2146 1.8 ⋅ 10−3 9.3 ⋅ 10−5 5.1% 1.9 ⋅ 10−3 9.5 ⋅ 10−5 5.1% 4.2 ⋅ 10−3 6.4 ⋅ 10−5 1.5%
sts4098 8.4 ⋅ 10−2 4.0 ⋅ 10−3 4.7% 3.4 ⋅ 10−3 2.9 ⋅ 10−4 8.6% 6.7 ⋅ 10−3 2.2 ⋅ 10−4 3.2%
bcsstk13 1.4 ⋅ 10−5 2.2 ⋅ 10−7 1.6% 1.2 ⋅ 10−2 4.6 ⋅ 10−4 3.8% 2.1 ⋅ 10−2 4.1 ⋅ 10−4 1.9%
msc04515 3.8 ⋅ 10−2 2.3 ⋅ 10−3 6.1% 4.1 ⋅ 10−2 2.5 ⋅ 10−3 5.9% 7.8 ⋅ 10−2 2.0 ⋅ 10−3 2.5%
ex9 3.3 ⋅ 10−1 1.0 ⋅ 10−2 3.1% 1.4 ⋅ 10−1 5.3 ⋅ 10−3 3.8% 2.3 ⋅ 10−1 3.7 ⋅ 10−3 1.6%
bodyy4 2.3 ⋅ 10−3 2.0 ⋅ 10−4 8.7% 2.1 ⋅ 10−3 2.7 ⋅ 10−4 12.8% 6.7 ⋅ 10−3 3.0 ⋅ 10−4 4.5%
bodyy5 8.0 ⋅ 10−3 6.8 ⋅ 10−4 8.5% 6.7 ⋅ 10−3 7.7 ⋅ 10−4 11.5% 3.9 ⋅ 10−2 1.1 ⋅ 10−3 3.0%
bodyy6 3.0 ⋅ 10−2 2.0 ⋅ 10−3 6.5% 1.7 ⋅ 10−2 1.9 ⋅ 10−3 11.0% 2.6 ⋅ 10−2 1.3 ⋅ 10−3 5.0%
Muu 1.6 ⋅ 10−4 2.1 ⋅ 10−5 13.1% 8.0 ⋅ 10−5 1.0 ⋅ 10−5 12.7% 1.8 ⋅ 10−4 6.0 ⋅ 10−6 3.2%
s3rmt3m3 2.4 ⋅ 10−3 1.6 ⋅ 10−4 7.0% 2.1 ⋅ 10−1 8.9 ⋅ 10−3 4.3% 1.8 ⋅ 10−1 2.3 ⋅ 10−3 1.3%
s3rmt3m1 8.1 ⋅ 10−1 2.4 ⋅ 10−2 3.0% 1.5 ⋅ 10−1 6.9 ⋅ 10−3 4.6% 2.5 ⋅ 100 3.0 ⋅ 10−2 1.2%
bcsstk28 2.7 ⋅ 10−1 4.9 ⋅ 10−3 1.9% 1.0 ⋅ 10−1 2.7 ⋅ 10−3 2.6% 1.2 ⋅ 10−1 2.5 ⋅ 10−3 2.1%
s3rmq4m1 6.1 ⋅ 10−1 1.6 ⋅ 10−2 2.6% 1.1 ⋅ 10−1 4.7 ⋅ 10−3 4.2% 1.5 ⋅ 100 1.9 ⋅ 10−2 1.3%
bcsstk16 1.1 ⋅ 10−2 2.3 ⋅ 10−4 2.1% 4.9 ⋅ 10−3 1.7 ⋅ 10−4 3.4% 8.9 ⋅ 10−3 1.1 ⋅ 10−4 1.2%
Kuu 9.6 ⋅ 10−3 3.7 ⋅ 10−4 3.8% 5.7 ⋅ 10−3 3.9 ⋅ 10−4 6.8% 1.0 ⋅ 10−2 1.5 ⋅ 10−4 1.4%
bcsstk38 2.4 ⋅ 10−1 5.1 ⋅ 10−3 2.2% 4.1 ⋅ 10−1 1.3 ⋅ 10−2 3.2% 9.3 ⋅ 10−5 8.7 ⋅ 10−7 0.9%
msc23052 2.3 ⋅ 101 4.6 ⋅ 10−1 2.0% 1.8 ⋅ 101 5.1 ⋅ 10−1 2.9% 3.0 ⋅ 10−4 2.5 ⋅ 10−6 0.8%
msc10848 2.1 ⋅ 10−4 1.2 ⋅ 10−6 0.6% 5.2 ⋅ 10−1 7.1 ⋅ 10−3 1.4% 1.1 ⋅ 100 5.0 ⋅ 10−3 0.5%
cfd2 1.4 ⋅ 10−1 5.0 ⋅ 10−3 3.5% 5.7 ⋅ 10−1 3.3 ⋅ 10−2 5.8% 4.0 ⋅ 10−1 1.1 ⋅ 10−2 2.8%
nd3k 4.3 ⋅ 10−1 2.5 ⋅ 10−3 0.6% 8.5 ⋅ 10−1 6.1 ⋅ 10−3 0.7% 6.9 ⋅ 10−1 8.0 ⋅ 10−5 0.0%
ship_001 5.7 ⋅ 10−4 3.8 ⋅ 10−6 0.7% 1.5 ⋅ 101 2.3 ⋅ 10−1 1.5% 8.4 ⋅ 10−4 3.8 ⋅ 10−6 0.4%
shipsec5 4.8 ⋅ 10−4 1.4 ⋅ 10−5 3.0% 1.0 ⋅ 100 5.0 ⋅ 10−2 5.0% 6.8 ⋅ 10−4 1.9 ⋅ 10−5 2.9%
G3_circuit 7.1 ⋅ 100 2.8 ⋅ 10−1 4.0% 2.6 ⋅ 100 1.5 ⋅ 10−1 5.9% 9.1 ⋅ 100 2.9 ⋅ 10−1 3.2%
hood 5.7 ⋅ 100 1.5 ⋅ 10−1 2.6% 4.6 ⋅ 100 1.7 ⋅ 10−1 3.6% 1.1 ⋅ 101 1.4 ⋅ 10−1 1.3%
crankseg_1 2.4 ⋅ 100 1.2 ⋅ 10−2 0.5% 6.1 ⋅ 10−1 5.6 ⋅ 10−3 0.9% 1.6 ⋅ 100 4.1 ⋅ 10−3 0.3%
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Energy Efficiency
Table E.24 shows the energy efficiency gain for executions approximate hardware
compared to its precise counterpart.
▼ Table E.24 — Energy efficiency following Equation 7.6 for executions on precise
hardware ηS, energy efficiency for executions on approximate hardware ηapx, and
resulting energy efficiency gain Gη .
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
ηS ηapx Gη ηS ηapx Gη ηS ηapx Gη
nos3 1.1 ⋅ 10−1 6.7 ⋅ 10−2 172.7% 9.9 ⋅ 10−2 5.7 ⋅ 10−2 174.3% 5.4 ⋅ 10−2 4.7 ⋅ 10−2 115.7%
bcsstk10 1.8 ⋅ 101 1.0 ⋅ 101 183.1% 2.5 ⋅ 100 2.1 ⋅ 100 114.3% 1.2 ⋅ 100 1.3 ⋅ 100 91.5%
msc01050 4.7 ⋅ 101 5.2 ⋅ 101 91.4% 2.5 ⋅ 100 2.8 ⋅ 100 91.8% 5.4 ⋅ 100 6.6 ⋅ 100 81.0%
bcsstk21 2.3 ⋅ 102 1.9 ⋅ 102 125.1% 1.5 ⋅ 100 1.6 ⋅ 100 94.7% 3.3 ⋅ 10−1 4.2 ⋅ 10−1 77.6%
bcsstk11 1.1 ⋅ 103 8.1 ⋅ 102 135.8% 1.1 ⋅ 102 1.1 ⋅ 102 98.7% 2.6 ⋅ 103 2.5 ⋅ 103 100.5%
nasa2146 1.6 ⋅ 100 1.0 ⋅ 100 158.4% 1.1 ⋅ 100 8.2 ⋅ 10−1 139.0% 1.6 ⋅ 100 1.6 ⋅ 100 97.6%
sts4098 1.3 ⋅ 103 1.4 ⋅ 103 94.6% 2.6 ⋅ 100 2.3 ⋅ 100 113.7% 3.9 ⋅ 100 4.5 ⋅ 100 86.4%
bcsstk13 2.6 ⋅ 10−2 2.6 ⋅ 10−2 100.0% 1.8 ⋅ 101 2.4 ⋅ 101 75.5% 3.0 ⋅ 101 3.8 ⋅ 101 78.2%
msc04515 2.5 ⋅ 102 2.5 ⋅ 102 103.0% 2.1 ⋅ 102 2.2 ⋅ 102 95.3% 2.9 ⋅ 102 3.7 ⋅ 102 78.8%
ex9 2.6 ⋅ 104 2.7 ⋅ 104 95.4% 2.4 ⋅ 103 2.4 ⋅ 103 97.9% 3.5 ⋅ 103 3.5 ⋅ 103 101.3%
bodyy4 7.3 ⋅ 10−1 5.2 ⋅ 10−1 140.2% 7.3 ⋅ 10−1 4.6 ⋅ 10−1 160.2% 1.9 ⋅ 100 2.0 ⋅ 100 94.9%
bodyy5 7.8 ⋅ 100 5.9 ⋅ 100 132.5% 5.0 ⋅ 100 3.7 ⋅ 100 135.9% 5.5 ⋅ 101 6.0 ⋅ 101 91.2%
bodyy6 7.7 ⋅ 101 6.8 ⋅ 101 113.9% 2.9 ⋅ 101 2.2 ⋅ 101 129.9% 3.2 ⋅ 101 3.1 ⋅ 101 104.7%
Muu 2.5 ⋅ 10−2 7.0 ⋅ 10−3 363.2% 4.1 ⋅ 10−3 1.4 ⋅ 10−3 300.4% 3.7 ⋅ 10−3 2.2 ⋅ 10−3 163.8%
s3rmt3m3 5.7 ⋅ 100 2.0 ⋅ 100 284.1% 4.6 ⋅ 103 3.2 ⋅ 103 143.4% 1.9 ⋅ 103 2.2 ⋅ 103 89.3%
s3rmt3m1 7.1 ⋅ 104 7.0 ⋅ 104 102.0% 2.7 ⋅ 103 1.7 ⋅ 103 156.7% 1.6 ⋅ 105 1.6 ⋅ 105 101.1%
bcsstk28 4.3 ⋅ 103 3.7 ⋅ 103 117.3% 5.2 ⋅ 102 5.8 ⋅ 102 89.7% 3.8 ⋅ 102 4.7 ⋅ 102 79.9%
s3rmq4m1 3.4 ⋅ 104 3.3 ⋅ 104 103.0% 1.4 ⋅ 103 9.3 ⋅ 102 148.3% 8.0 ⋅ 104 7.6 ⋅ 104 105.6%
bcsstk16 7.6 ⋅ 100 7.6 ⋅ 100 99.8% 1.9 ⋅ 100 1.5 ⋅ 100 120.3% 2.3 ⋅ 100 2.4 ⋅ 100 96.1%
Kuu 1.1 ⋅ 101 6.8 ⋅ 100 168.5% 7.8 ⋅ 100 3.2 ⋅ 100 245.2% 3.0 ⋅ 100 2.7 ⋅ 100 110.5%
bcsstk38 4.6 ⋅ 103 4.9 ⋅ 103 95.2% 6.8 ⋅ 103 6.8 ⋅ 103 100.3% 3.5 ⋅ 100 3.5 ⋅ 100 100.0%
msc23052 7.1 ⋅ 106 6.6 ⋅ 106 106.7% 4.6 ⋅ 106 3.8 ⋅ 106 120.5% 1.1 ⋅ 101 1.1 ⋅ 101 101.3%
msc10848 2.3 ⋅ 101 2.3 ⋅ 101 100.0% 3.5 ⋅ 103 3.1 ⋅ 103 112.5% 5.5 ⋅ 103 5.9 ⋅ 103 93.1%
cfd2 4.6 ⋅ 102 3.5 ⋅ 102 132.9% 5.0 ⋅ 103 2.9 ⋅ 103 174.6% 8.7 ⋅ 102 8.1 ⋅ 102 107.4%
nd3k 3.9 ⋅ 103 1.8 ⋅ 103 213.8% 1.3 ⋅ 104 6.4 ⋅ 103 200.7% 6.8 ⋅ 103 3.1 ⋅ 103 220.4%
ship_001 5.4 ⋅ 101 5.4 ⋅ 101 100.0% 1.0 ⋅ 106 9.2 ⋅ 105 110.9% 7.3 ⋅ 101 7.3 ⋅ 101 100.0%
shipsec5 3.9 ⋅ 100 3.9 ⋅ 100 100.0% 6.0 ⋅ 103 4.9 ⋅ 103 121.1% 4.8 ⋅ 100 4.8 ⋅ 100 100.0%
G3_circuit 8.1 ⋅ 104 6.7 ⋅ 104 121.7% 1.1 ⋅ 104 8.0 ⋅ 103 132.5% 5.7 ⋅ 104 5.7 ⋅ 104 99.8%
hood 1.1 ⋅ 105 1.0 ⋅ 105 109.1% 4.0 ⋅ 104 3.4 ⋅ 104 116.6% 7.7 ⋅ 104 7.9 ⋅ 104 98.0%
crankseg_1 7.1 ⋅ 103 7.0 ⋅ 103 101.2% 8.1 ⋅ 102 6.1 ⋅ 102 131.8% 1.2 ⋅ 103 1.2 ⋅ 103 98.8%
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Utilization of approximation levels
Tables E.25, E.26, and E.27 show the utilization of the available approximation levels of
the underling hardware over the course of the solver progress.
▼ Table E.25 — Utilization of available precisions (i.e. number of precise mantissa
bits p) for executions on approximate hardware when no preconditioner is used.
Matrix Utilization of p precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 0.00 0.00 0.00 41.15 54.42 0.37 0.00 0.00 0.00 4.06 0.00
bcsstk10 3.00 0.42 0.10 0.00 95.98 0.03 0.06 0.00 0.00 0.38 0.01
msc01050 34.01 36.04 17.79 6.95 2.71 1.21 0.46 0.22 0.27 0.09 0.26
bcsstk21 0.00 0.00 0.00 0.01 40.72 59.13 0.01 0.00 0.01 0.00 0.12
bcsstk11 25.90 70.89 1.37 0.83 0.54 0.32 0.08 0.01 0.01 0.01 0.06
nasa2146 0.00 0.00 13.84 28.06 55.92 0.18 0.00 0.00 0.00 2.00 0.00
sts4098 97.97 0.64 0.34 0.26 0.18 0.14 0.14 0.12 0.10 0.03 0.09
bcsstk13 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
msc04515 5.92 5.04 58.62 18.09 11.98 0.17 0.00 0.00 0.00 0.19 0.00
ex9 95.53 0.99 0.73 0.79 1.45 0.39 0.07 0.01 0.00 0.00 0.03
bodyy4 0.00 0.00 1.52 80.55 11.92 0.50 0.00 0.00 0.00 5.51 0.00
bodyy5 0.00 0.00 77.25 17.31 3.42 0.27 0.00 0.00 0.00 1.76 0.00
bodyy6 3.99 47.40 44.78 1.75 0.61 0.85 0.05 0.00 0.00 0.56 0.00
Muu 0.00 0.00 0.00 0.00 0.00 64.86 0.09 2.61 0.00 2.70 29.73
s3rmt3m3 0.00 0.00 3.11 42.85 35.22 11.33 3.52 0.72 0.32 0.24 2.68
s3rmt3m1 8.04 4.08 68.90 18.88 0.08 0.00 0.00 0.00 0.00 0.02 0.00
bcsstk28 98.08 0.72 0.45 0.16 0.13 0.12 0.10 0.06 0.08 0.06 0.03
s3rmq4m1 0.00 16.83 64.53 18.51 0.10 0.00 0.00 0.00 0.00 0.03 0.00
bcsstk16 20.79 1.30 4.20 67.97 3.31 0.31 0.07 0.01 0.01 1.98 0.07
Kuu 0.00 0.00 9.31 86.48 2.27 0.16 0.00 0.00 0.00 1.77 0.00
bcsstk38 53.09 45.74 0.27 0.14 0.11 0.09 0.09 0.17 0.16 0.01 0.12
msc23052 50.62 49.07 0.12 0.10 0.07 0.01 0.00 0.00 0.00 0.00 0.00
msc10848 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
cfd2 0.00 0.00 0.00 0.00 99.04 0.08 0.00 0.00 0.00 0.88 0.00
nd3k 0.00 8.38 19.42 71.45 0.01 0.28 0.02 0.06 0.03 0.03 0.32
ship_001 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
shipsec5 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
G3_circuit 0.00 0.00 22.94 76.41 0.49 0.01 0.00 0.00 0.00 0.00 0.15
hood 0.00 0.00 0.00 0.01 94.51 5.40 0.01 0.00 0.00 0.07 0.00
crankseg_1 95.36 1.33 0.91 0.57 0.63 0.44 0.15 0.17 0.02 0.02 0.40
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▼ Table E.26 — Utilization of available precisions (i.e. number of precise mantissa
bits p) for executions on approximate hardware when the Jacobi preconditioner is used.
Matrix Utilization of p precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 0.00 0.00 0.00 8.73 81.88 4.50 0.40 0.00 0.00 4.50 0.00
bcsstk10 0.00 9.61 65.30 20.70 3.31 0.09 0.00 0.00 0.00 0.99 0.00
msc01050 59.22 23.32 10.22 3.87 1.49 0.79 0.12 0.22 0.03 0.69 0.02
bcsstk21 0.00 0.00 8.42 34.12 56.08 0.12 0.00 0.00 0.00 1.27 0.00
bcsstk11 0.17 24.51 56.08 17.72 1.22 0.13 0.01 0.00 0.00 0.16 0.00
nasa2146 0.00 6.77 16.94 69.49 3.88 0.32 0.00 0.00 0.00 2.60 0.00
sts4098 2.29 12.05 44.84 33.45 3.25 1.79 0.58 0.00 0.00 1.75 0.00
bcsstk13 6.64 32.39 38.86 18.78 2.14 0.57 0.11 0.00 0.00 0.52 0.00
msc04515 46.32 47.03 5.44 0.75 0.23 0.02 0.00 0.00 0.00 0.21 0.00
ex9 97.34 0.95 0.55 0.66 0.34 0.08 0.01 0.00 0.00 0.08 0.00
bodyy4 0.00 9.95 4.28 67.51 4.70 1.57 3.58 1.93 0.65 0.49 5.35
bodyy5 0.00 5.99 75.76 10.53 2.65 0.14 1.40 0.93 0.20 0.20 2.20
bodyy6 0.00 12.03 32.71 52.04 1.14 0.00 0.62 0.37 0.08 0.08 0.93
Muu 0.00 0.00 0.00 0.00 0.00 14.04 12.28 5.26 5.26 5.26 57.89
s3rmt3m3 3.26 6.60 69.63 20.09 0.13 0.07 0.07 0.00 0.07 0.07 0.00
s3rmt3m1 0.00 0.00 13.21 86.41 0.18 0.09 0.01 0.00 0.00 0.09 0.00
bcsstk28 21.24 70.24 7.56 0.32 0.24 0.19 0.02 0.00 0.00 0.19 0.00
s3rmq4m1 6.51 42.75 39.90 10.26 0.04 0.14 0.14 0.01 0.13 0.14 0.00
bcsstk16 0.00 0.00 10.23 40.62 41.65 3.70 0.31 0.00 0.00 3.49 0.00
Kuu 0.00 0.00 0.00 12.58 85.00 0.26 0.00 0.00 0.00 2.16 0.00
bcsstk38 31.91 41.85 23.53 2.10 0.15 0.17 0.07 0.06 0.07 0.01 0.07
msc23052 6.92 56.55 36.45 0.04 0.01 0.01 0.01 0.00 0.00 0.01 0.00
msc10848 8.59 43.90 43.77 3.25 0.12 0.11 0.08 0.00 0.00 0.18 0.00
cfd2 0.00 0.00 0.00 10.25 89.44 0.03 0.00 0.00 0.00 0.28 0.00
nd3k 0.00 0.00 22.55 76.91 0.15 0.02 0.12 0.06 0.02 0.02 0.17
ship_001 12.11 49.78 37.42 0.52 0.07 0.03 0.02 0.00 0.02 0.02 0.00
shipsec5 2.86 25.57 62.94 6.89 0.55 0.24 0.24 0.24 0.24 0.24 0.00
G3_circuit 0.00 0.00 92.26 6.90 0.02 0.00 0.36 0.03 0.03 0.03 0.36
hood 3.39 49.15 44.93 2.17 0.19 0.01 0.00 0.00 0.00 0.15 0.00
crankseg_1 5.63 31.19 57.05 1.71 0.43 1.45 0.99 0.28 0.13 0.01 1.14
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▼ Table E.27 — Utilization of available precisions (i.e. number of precise mantissa
bits p) for executions on approximate hardware when the Incomplete Cholesky factor-
ization preconditioner (ICC) is used.
Matrix Utilization of p precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%]
nos3 0.00 0.00 0.00 33.44 54.98 1.84 0.11 0.67 0.69 0.69 7.58
bcsstk10 0.00 31.48 48.78 13.41 1.77 0.59 1.43 0.43 0.16 0.16 1.78
msc01050 45.53 21.49 18.59 9.34 2.87 0.57 0.57 0.41 0.06 0.37 0.20
bcsstk21 0.00 0.00 1.26 16.32 46.06 30.56 2.78 0.25 0.00 2.78 0.00
bcsstk11 88.57 11.03 0.11 0.09 0.05 0.05 0.06 0.04 0.00 0.00 0.00
nasa2146 13.98 69.44 1.82 5.11 3.47 3.09 3.09 0.00 0.00 0.00 0.00
sts4098 2.02 31.75 42.86 13.70 3.02 1.78 1.21 1.10 0.68 0.16 1.72
bcsstk13 0.00 5.75 29.32 34.34 27.31 2.73 0.10 0.00 0.00 0.46 0.00
msc04515 21.52 75.25 2.29 0.44 0.24 0.02 0.00 0.00 0.00 0.24 0.00
ex9 95.73 2.15 1.08 0.51 0.13 0.09 0.06 0.08 0.08 0.08 0.00
bodyy4 18.56 46.03 11.99 7.45 6.36 0.52 4.02 1.05 0.00 4.02 0.00
bodyy5 91.04 1.81 1.65 1.37 1.29 0.83 0.48 0.74 0.79 0.00 0.00
bodyy6 2.86 3.23 18.15 49.18 24.31 0.00 0.74 0.30 0.12 0.09 1.01
Muu 0.00 0.00 0.00 0.00 0.00 2.39 9.78 6.52 6.52 6.52 68.26
s3rmt3m3 88.67 5.79 2.61 1.31 0.58 0.38 0.17 0.09 0.18 0.21 0.00
s3rmt3m1 99.84 0.04 0.02 0.01 0.03 0.02 0.02 0.02 0.02 0.00 0.00
bcsstk28 0.00 0.69 1.47 9.15 19.42 39.16 24.41 5.42 0.22 0.07 0.00
s3rmq4m1 6.50 67.82 23.28 2.22 0.04 0.04 0.03 0.03 0.03 0.03 0.00
bcsstk16 0.00 0.00 3.87 64.41 26.86 0.40 0.00 0.00 0.00 4.45 0.00
Kuu 0.00 0.00 42.65 47.74 4.59 0.54 0.01 0.00 0.00 4.46 0.00
bcsstk38 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
msc23052 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
msc10848 12.53 57.54 27.24 1.57 0.38 0.22 0.08 0.13 0.09 0.21 0.00
cfd2 0.00 0.00 0.00 0.00 0.09 98.85 0.00 0.09 0.00 0.00 0.97
nd3k 0.99 0.00 0.00 97.82 0.00 0.00 0.72 0.03 0.03 0.03 0.37
ship_001 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
shipsec5 100.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
G3_circuit 95.49 3.47 0.39 0.21 0.00 0.20 0.02 0.00 0.00 0.20 0.01
hood 6.70 53.28 39.18 0.51 0.17 0.01 0.00 0.00 0.00 0.15 0.00
crankseg_1 62.22 20.09 7.45 3.93 1.02 0.61 0.74 1.34 1.21 0.24 1.14
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Table E.28 shows the minimum, maximum, and average number of precise mantissa
bits p in the course of solver executions.
▼ Table E.28 — Minimum, maximum, and average number of precise mantissa bits p
in the course of solver executions.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
min p avg p max p min p avg p max p min p avg p max p
nos3 7.00 33.03 37.00 7.00 31.05 37.00 2.00 30.88 37.00
bcsstk10 2.00 32.57 52.00 7.00 40.75 47.00 2.00 41.43 47.00
msc01050 2.00 46.04 52.00 2.00 48.29 52.00 2.00 46.35 52.00
bcsstk21 2.00 29.00 37.00 7.00 34.22 42.00 7.00 30.41 42.00
bcsstk11 2.00 47.95 52.00 7.00 42.15 52.00 17.00 51.37 52.00
nasa2146 7.00 34.28 42.00 7.00 37.52 47.00 22.00 45.19 52.00
sts4098 2.00 51.64 52.00 7.00 39.84 52.00 2.00 41.07 52.00
bcsstk13 52.00 52.00 52.00 7.00 42.84 52.00 7.00 37.25 47.00
msc04515 7.00 40.65 52.00 7.00 48.85 52.00 7.00 47.78 52.00
ex9 2.00 51.33 52.00 7.00 51.68 52.00 7.00 51.54 52.00
bodyy4 7.00 34.78 42.00 2.00 34.71 47.00 7.00 42.60 52.00
bodyy5 7.00 40.14 42.00 2.00 39.96 47.00 12.00 50.36 52.00
bodyy6 7.00 44.29 52.00 2.00 39.24 47.00 2.00 36.86 52.00
Muu 2.00 18.76 27.00 2.00 9.54 27.00 2.00 6.51 27.00
s3rmt3m3 2.00 32.50 42.00 7.00 41.57 52.00 7.00 50.79 52.00
s3rmt3m1 7.00 42.05 52.00 7.00 37.61 42.00 7.00 51.97 52.00
bcsstk28 2.00 51.71 52.00 7.00 47.50 52.00 7.00 27.43 47.00
s3rmq4m1 7.00 41.90 47.00 7.00 44.13 52.00 7.00 45.89 52.00
bcsstk16 2.00 39.63 52.00 7.00 33.97 42.00 7.00 34.48 42.00
Kuu 7.00 36.80 42.00 7.00 32.08 37.00 7.00 37.51 42.00
bcsstk38 2.00 49.41 52.00 2.00 47.06 52.00 52.00 52.00 52.00
msc23052 2.00 49.50 52.00 7.00 45.51 52.00 52.00 52.00 52.00
msc10848 52.00 52.00 52.00 7.00 44.79 52.00 7.00 45.83 52.00
cfd2 7.00 31.78 32.00 7.00 32.44 37.00 2.00 26.75 32.00
nd3k 2.00 38.64 47.00 2.00 38.02 42.00 2.00 36.88 52.00
ship_001 52.00 52.00 52.00 7.00 45.65 52.00 52.00 52.00 52.00
shipsec5 52.00 52.00 52.00 7.00 42.87 52.00 52.00 52.00 52.00
G3_circuit 2.00 38.07 42.00 2.00 41.41 42.00 2.00 51.60 52.00
hood 7.00 31.71 37.00 7.00 44.61 52.00 7.00 45.24 52.00
crankseg_1 2.00 51.20 52.00 2.00 43.01 52.00 2.00 47.45 52.00
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E.5 Parameter Evaluation and Estimation
Tables E.29 and E.30 present the validation results of the presented simulation-based
parameter evaluation method that were obtained for the underlying operations of the
sparse matrix-vector multiplications.
▼ Table E.29 — Difference between dynamic power results obtained by the simulation-
based method and the commercial tool chain with different numbers of precise mantissa
bits.
Matrix k precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[mW] [mW] [mW] [mW] [mW] [mW] [mW] [mW] [mW] [mW] [mW]
nos3 0.096 0.071 0.044 0.057 0.066 0.069 0.066 0.067 0.053 0.032 0.019
bcsstk10 0.090 0.117 0.085 0.067 0.064 0.078 0.078 0.069 0.052 0.032 0.018
msc01050 0.102 0.063 0.076 0.074 0.074 0.055 0.081 0.062 0.047 0.032 0.019
bcsstk21 0.058 0.050 0.049 0.052 0.055 0.068 0.071 0.064 0.050 0.029 0.017
bcsstk11 0.068 0.100 0.068 0.053 0.062 0.070 0.077 0.067 0.051 0.031 0.018
nasa2146 0.118 0.112 0.085 0.078 0.082 0.092 0.090 0.075 0.053 0.031 0.019
sts4098 0.097 0.067 0.055 0.063 0.065 0.088 0.082 0.071 0.055 0.032 0.019
bcsstk13 0.057 0.060 0.021 0.035 0.045 0.068 0.074 0.071 0.054 0.032 0.019
msc04515 0.004 0.021 0.023 0.012 0.044 0.070 0.090 0.070 0.054 0.033 0.018
ex9 0.107 0.073 0.064 0.070 0.067 0.078 0.086 0.080 0.053 0.032 0.019
bodyy4 0.110 0.095 0.118 0.099 0.094 0.101 0.098 0.079 0.056 0.034 0.020
bodyy5 0.117 0.092 0.108 0.114 0.099 0.104 0.100 0.080 0.056 0.033 0.020
bodyy6 0.110 0.102 0.111 0.110 0.109 0.109 0.099 0.081 0.057 0.035 0.020
Muu 0.129 0.124 0.106 0.099 0.113 0.119 0.080 0.073 0.053 0.029 0.017
s3rmt3m3 0.110 0.086 0.059 0.059 0.061 0.079 0.082 0.067 0.050 0.030 0.018
s3rmt3m1 0.121 0.130 0.098 0.080 0.080 0.082 0.085 0.074 0.052 0.032 0.018
bcsstk28 0.111 0.102 0.117 0.093 0.092 0.094 0.092 0.075 0.052 0.031 0.018
s3rmq4m1 0.056 0.047 0.039 0.058 0.037 0.021 0.034 0.047 0.044 0.031 0.019
bcsstk16 0.087 0.118 0.127 0.072 0.079 0.062 0.068 0.065 0.046 0.027 0.016
Kuu 0.098 0.091 0.078 0.046 0.020 0.023 0.062 0.065 0.052 0.033 0.019
bcsstk38 0.108 0.090 0.109 0.091 0.082 0.084 0.088 0.074 0.051 0.031 0.019
msc23052 0.082 0.090 0.073 0.094 0.067 0.088 0.046 0.063 0.045 0.034 0.018
msc10848 0.089 0.095 0.093 0.078 0.081 0.087 0.086 0.070 0.050 0.030 0.018
cfd2 0.084 0.125 0.075 0.076 0.075 0.084 0.084 0.070 0.052 0.032 0.019
nd3k 0.125 0.114 0.054 0.053 0.077 0.074 0.078 0.069 0.050 0.031 0.018
ship_001 0.095 0.078 0.061 0.077 0.032 0.077 0.088 0.057 0.048 0.027 0.019
shipsec5 0.121 0.089 0.077 0.069 0.055 0.087 0.074 0.076 0.057 0.029 0.019
G3_circuit 0.123 0.076 0.057 0.047 0.029 0.072 0.071 0.067 0.059 0.031 0.020
hood 0.120 0.128 0.070 0.061 0.046 0.082 0.075 0.071 0.053 0.026 0.019
crankseg_1 0.072 0.122 0.051 0.040 0.022 0.069 0.062 0.058 0.041 0.019 0.018
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▼ Table E.30 — Runtime of simulation-based parameter evaluation with respect to
different numbers of precise mantissa bits.
Matrix k precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[s] [s] [s] [s] [s] [s] [s] [s] [s] [s] [s]
nos3 0.96 0.89 0.81 0.73 0.66 0.61 0.57 0.57 0.51 0.48 0.49
bcsstk10 1.34 1.32 1.13 1.03 0.93 0.94 0.78 0.73 0.71 0.73 0.68
msc01050 1.76 1.56 1.41 1.28 1.24 1.07 1.00 0.94 0.95 0.88 0.86
bcsstk21 1.33 1.27 1.28 1.12 1.08 1.03 1.02 0.94 0.92 0.87 0.92
bcsstk11 2.18 1.94 1.75 1.58 1.50 1.33 1.24 1.16 1.18 1.06 1.06
nasa2146 4.14 3.76 3.44 2.98 2.67 2.47 2.21 2.05 1.93 1.92 1.82
sts4098 4.05 3.68 3.39 2.95 2.64 2.45 2.18 2.04 1.95 1.92 1.83
bcsstk13 4.74 4.38 3.89 3.50 3.22 2.87 2.65 2.53 2.35 2.27 2.27
msc04515 5.18 4.85 4.27 3.83 3.55 3.17 2.91 2.75 2.57 2.47 2.47
ex9 5.51 5.09 4.47 3.98 3.61 3.20 2.93 2.75 2.56 2.45 2.41
bodyy4 6.91 6.17 5.57 4.91 4.37 4.07 3.60 3.36 3.23 3.06 2.98
bodyy5 7.35 6.61 5.94 5.21 4.65 4.28 3.85 3.58 3.43 3.24 3.19
bodyy6 7.62 7.00 6.16 5.49 4.99 4.46 4.05 3.88 3.59 3.44 3.42
Muu 9.54 8.69 7.64 6.91 6.09 5.51 5.07 4.67 4.42 4.28 4.14
s3rmt3m3 11.56 10.46 9.38 8.26 7.42 6.62 6.01 5.66 5.25 5.05 4.94
s3rmt3m1 12.27 11.13 9.97 8.81 7.91 7.09 6.50 5.98 5.65 5.48 5.31
bcsstk28 12.37 11.17 9.99 8.84 7.95 7.09 6.50 5.98 5.64 5.46 5.29
s3rmq4m1 14.98 13.70 12.20 11.00 9.77 8.90 8.06 7.56 7.09 6.89 6.66
bcsstk16 15.83 14.27 12.78 11.33 10.21 9.16 8.41 7.74 7.37 7.02 6.90
Kuu 18.18 16.61 14.76 13.24 11.77 10.72 9.72 9.14 8.57 8.25 8.03
bcsstk38 19.87 17.94 15.87 14.17 12.56 11.35 10.25 9.53 8.96 8.66 8.39
msc23052 63.77 57.58 51.08 45.44 40.25 36.27 32.99 30.45 28.86 27.59 26.95
msc10848 68.07 61.43 54.53 48.35 43.00 38.74 35.05 32.44 30.62 29.35 28.70
cfd2 169.44 153.25 136.16 121.08 107.47 96.82 87.93 81.44 77.05 73.72 72.14
nd3k 181.45 164.28 145.41 128.99 114.53 103.17 93.76 86.59 81.71 78.50 76.54
ship_001 240.26 219.21 195.80 175.16 156.92 142.44 130.22 121.37 115.36 110.66 108.26
shipsec5 453.45 421.02 382.62 347.92 317.27 292.34 271.93 257.41 246.73 239.94 235.01
G3_circuit 381.23 348.65 311.10 281.41 257.54 232.39 212.81 199.20 188.86 181.69 177.99
hood 567.75 515.07 458.85 408.98 365.60 330.83 301.72 280.89 266.83 256.05 251.06
crankseg_1 589.40 530.65 470.41 416.51 369.59 333.51 301.69 280.16 263.73 253.42 247.50
Tables E.31 and E.32 present the simulation-based parameter evaluation results obtained
for executions of sparse matrix-vector multiplications.
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▼ Table E.31 — Energy demand for sparse matrix-vector multiplication with respect
to different numbers of precise mantissa bits.
Matrix k precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[µJ] [µJ] [µJ] [µJ] [µJ] [µJ] [µJ] [µJ] [µJ] [µJ] [µJ]
nos3 5.4 4.8 4.0 3.2 2.5 1.9 1.5 1.1 0.8 0.6 0.4
bcsstk10 7.8 6.9 5.7 4.6 3.6 2.8 2.1 1.6 1.2 0.8 0.6
msc01050 9.1 8.1 6.7 5.4 4.3 3.3 2.5 1.8 1.3 1.0 0.7
bcsstk21 4.8 4.4 4.0 3.6 3.2 2.8 2.3 1.8 1.4 1.0 0.7
bcsstk11 11.9 10.5 8.7 7.0 5.5 4.3 3.2 2.4 1.7 1.2 0.9
nasa2146 26.8 23.6 19.5 15.6 12.2 9.4 7.0 5.0 3.5 2.3 1.5
sts4098 25.6 22.6 18.7 15.0 11.8 9.1 6.8 4.9 3.5 2.4 1.7
bcsstk13 28.8 25.4 21.1 16.9 13.4 10.4 7.9 5.8 4.2 3.0 2.1
msc04515 31.5 28.1 23.4 19.3 15.5 12.3 9.5 7.1 5.1 3.6 2.6
ex9 36.3 32.1 26.6 21.4 16.8 13.1 9.9 7.3 5.3 3.8 2.8
bodyy4 45.6 40.1 33.2 26.6 21.0 16.2 12.2 8.9 6.4 4.5 3.2
bodyy5 48.3 42.5 35.1 28.2 22.2 17.2 12.9 9.5 6.8 4.8 3.5
bodyy6 50.2 44.2 36.5 29.3 23.0 17.8 13.4 9.9 7.1 5.1 3.7
Muu 62.0 54.6 45.0 36.0 28.3 21.8 16.4 11.8 8.3 5.5 3.8
s3rmt3m3 76.7 67.6 55.8 44.7 35.0 27.0 20.3 14.9 10.7 7.3 5.1
s3rmt3m1 79.9 70.4 58.0 46.5 36.6 28.1 21.1 15.6 11.1 7.7 5.5
bcsstk28 81.4 71.6 59.1 47.4 37.1 28.6 21.3 15.3 10.6 7.2 4.8
s3rmq4m1 91.3 80.7 67.1 54.2 42.9 33.3 25.2 18.6 13.4 9.4 6.6
bcsstk16 101.4 89.3 73.7 59.3 46.9 36.4 27.5 20.2 14.4 10.2 7.4
Kuu 112.7 99.9 83.0 67.4 53.4 41.3 31.7 23.7 17.3 12.5 9.4
bcsstk38 131.2 115.3 95.1 76.2 59.6 45.9 34.4 25.0 17.7 12.2 8.5
msc23052 424.6 373.6 308.3 246.9 193.2 148.9 111.3 80.1 55.7 37.5 24.9
msc10848 452.8 397.9 327.6 261.5 204.2 156.5 116.3 82.7 56.5 37.3 24.2
cfd2 1128.6 993.6 820.7 662.8 523.1 405.7 304.3 220.3 157.0 109.2 74.3
nd3k 1194.2 1051.4 859.2 683.6 533.6 404.4 299.8 217.7 150.7 99.4 65.1
ship_001 1432.8 1268.0 1052.2 834.3 655.2 501.8 377.8 277.5 200.7 144.1 107.4
shipsec5 1930.7 1693.6 1416.1 1159.9 912.5 735.0 565.3 436.4 331.1 247.4 186.2
G3_circuit 2684.9 2246.7 1849.9 1554.7 1235.5 977.9 714.4 533.5 381.0 270.5 193.2
hood 3743.1 3033.4 2702.6 2259.0 1644.1 1354.1 998.2 697.9 489.9 340.1 226.0
crankseg_1 3959.9 3141.9 2793.7 2334.8 1682.2 1378.1 1012.5 701.1 482.3 323.7 208.9
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▼ Table E.32 — Relative error for sparse matrix-vector multiplication with respect to
different numbers of precise mantissa bits.
Matrix k precise mantissa bits
name 52 47 42 37 32 27 22 17 12 7 2
[10−15] [10−13] [10−12] [10−10] [10−9] [10−7] [10−6] [10−4] [10−3] [10−1]
nos3 0.0 4.38 1.81 5.91 1.50 5.98 2.16 6.11 1.73 6.52 1.60
bcsstk10 0.0 4.38 1.56 5.17 1.67 5.28 1.71 5.43 1.76 5.44 1.62
msc01050 0.0 4.02 1.42 4.90 1.61 4.98 1.57 5.51 1.51 4.88 1.48
bcsstk21 0.0 2.58 0.95 2.99 0.93 3.09 1.01 4.20 1.54 5.05 1.73
bcsstk11 0.0 4.91 1.66 5.46 1.64 5.47 1.82 5.51 1.84 5.77 1.64
nasa2146 0.0 4.69 1.64 5.29 1.68 5.39 1.75 5.54 1.76 5.60 1.63
sts4098 0.0 4.48 1.57 5.17 1.68 5.25 1.69 5.33 1.73 5.54 1.64
bcsstk13 0.0 4.53 1.60 5.07 1.60 5.22 1.72 5.41 1.74 5.60 1.65
msc04515 0.0 4.05 1.52 4.69 1.48 4.88 1.57 5.30 1.89 5.89 1.70
ex9 0.0 4.64 1.65 5.31 1.68 5.38 1.74 5.54 1.78 5.61 1.65
bodyy4 0.0 4.71 1.64 5.28 1.69 5.38 1.73 5.53 1.77 5.63 1.65
bodyy5 0.0 4.71 1.64 5.26 1.69 5.37 1.73 5.53 1.77 5.63 1.65
bodyy6 0.0 4.71 1.64 5.25 1.69 5.36 1.72 5.53 1.76 5.64 1.66
Muu 0.0 4.79 1.71 5.33 1.61 5.01 1.91 5.97 1.80 5.69 1.50
s3rmt3m3 0.0 4.66 1.64 5.23 1.67 5.37 1.73 5.51 1.75 5.61 1.65
s3rmt3m1 0.0 4.65 1.65 5.16 1.67 5.34 1.73 5.50 1.77 5.45 1.65
bcsstk28 0.0 4.69 1.64 5.26 1.68 5.39 1.74 5.52 1.76 5.61 1.64
s3rmq4m1 0.0 4.11 1.47 4.62 1.51 4.81 1.54 4.98 1.59 4.91 1.50
bcsstk16 0.0 4.65 1.63 5.13 1.69 5.31 1.72 5.41 1.76 5.52 1.61
Kuu 0.0 4.12 1.46 4.89 1.57 4.85 1.48 5.00 1.68 5.29 1.65
bcsstk38 0.0 4.68 1.64 5.24 1.67 5.37 1.72 5.52 1.77 5.59 1.64
msc23052 0.0 4.65 1.62 5.19 1.67 5.33 1.71 5.49 1.75 5.59 1.62
msc10848 0.0 4.72 1.64 5.26 1.69 5.39 1.73 5.55 1.77 5.62 1.64
cfd2 0.0 4.53 1.59 5.11 1.63 5.23 1.67 5.36 1.71 5.47 1.59
nd3k 0.0 4.70 1.65 5.28 1.68 5.40 1.73 5.53 1.77 5.60 1.64
ship_001 0.0 3.89 1.37 4.39 1.41 4.50 1.44 4.64 1.48 4.74 1.38
shipsec5 0.0 2.13 0.75 2.43 0.78 2.46 0.78 2.50 0.81 2.58 0.75
G3_circuit 0.0 3.69 1.37 4.58 1.37 4.58 1.67 4.45 1.51 4.93 1.40
hood 0.0 4.34 1.52 4.88 1.56 5.00 1.60 5.11 1.64 5.22 1.53
crankseg_1 0.0 4.65 1.62 5.18 1.66 5.31 1.70 5.53 1.78 5.65 1.64
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Table E.33 compares the results of the combined parameter estimation method against
the results of the simulation-based parameter evaluation methods for complete solver
executions.
▼ Table E.33 — Comparison of runtime for estimation-based TS and simulation-based
methods TE, as well as energy estimation error e of the estimation-based method.
Matrix No Jacobi ICC
name preconditioner preconditioner preconditioner
TS TE e TS TE e TS TE e
[s] [s] [%] [s] [s] [%] [s] [s] [%]
nos3 10.3 1,281.9 11.5 10.9 1,165.4 12.6 11.6 847.1 13.1
bcsstk10 13.2 5,481.3 7.3 13.8 5,481.3 4.1 14.9 3,982.2 6.0
msc01050 15.9 5,290.9 6.7 16.6 5,290.9 8.4 18.1 7,435.1 6.8
bcsstk21 14.3 6,349.7 14.1 15.0 5,016.2 13.0 16.0 2,653.7 6.9
bcsstk11 19.7 5,435.3 7.4 20.3 5,435.3 6.3 22.3 8,021.4 7.9
nasa2146 33.5 3,676.1 6.6 34.1 3,015.0 6.6 38.6 4,449.1 4.3
sts4098 33.5 7,658.6 8.6 34.2 4,625.8 2.1 38.5 7,143.7 8.3
bcsstk13 38.4 7,785.4 0.6 39.1 7,785.4 5.3 44.1 13,549.8 1.4
msc04515 42.7 8,508.9 6.3 43.4 8,508.9 4.5 48.9 14,784.7 2.2
ex9 46.3 7,936.6 6.9 47.1 7,936.6 5.1 52.9 14,548.0 6.4
bodyy4 54.8 3,173.7 6.6 56.4 2,991.1 8.0 63.1 6,353.1 2.6
bodyy5 57.6 9,531.7 7.4 59.2 7,304.9 5.8 66.4 22,361.0 3.9
bodyy6 60.0 14,352.7 3.3 61.7 14,352.7 5.5 69.1 23,412.4 5.6
Muu 34.0 221.8 3.6 34.8 126.0 10.2 45.3 262.0 4.2
s3rmt3m3 84.7 8,321.9 8.0 85.5 11,276.3 4.5 98.4 24,983.3 0.2
s3rmt3m1 94.4 12,084.8 10.6 95.1 12,084.8 4.6 109.0 26,753.0 4.6
bcsstk28 92.7 11,095.8 8.2 93.4 11,095.8 6.1 107.4 25,855.1 6.8
s3rmq4m1 113.1 13,922.4 10.3 113.9 13,922.4 3.4 130.8 31,683.4 3.9
bcsstk16 116.5 7,323.4 6.9 117.3 3,929.3 3.4 135.4 7,423.7 3.7
Kuu 134.4 11,139.4 6.5 135.2 8,875.7 4.4 156.1 9,222.2 12.7
bcsstk38 148.5 17,043.7 6.9 149.4 17,043.7 3.9 171.9 40,454.3 2.5
msc23052 602.6 47,631.8 6.8 604.4 47,631.8 6.5 677.6 122,641.8 9.2
msc10848 481.6 45,569.3 8.0 482.8 45,569.3 5.3 561.5 125,444.5 3.5
cfd2 1,229.2 145,999.1 6.9 1,237.4 145,999.1 6.7 1,430.6 347,344.1 12.6
nd3k 1,258.1 111,753.6 3.6 1,259.2 111,753.6 4.9 1,468.9 322,549.7 2.0
ship_001 1,801.5 158,407.9 1.9 1,804.2 158,407.9 5.6 2,084.1 440,928.9 2.9
shipsec5 3,493.1 377,650.4 10.8 3,504.8 377,650.4 1.8 4,034.4 918,990.7 3.0
G3_circuit 3,121.0 826,055.6 3.3 3,220.5 826,055.6 7.1 3,579.5 1,284,599.7 3.8
hood 4,109.5 412,303.0 6.0 4,123.9 412,303.0 6.9 4,779.8 1,082,567.0 5.5
crankseg_1 4,094.7 361,439.9 5.1 4,098.5 346,259.4 3.9 4,783.0 778,949.4 4.1
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rounding, 154
error, 39, 154, 160
error bound, 39
236 Index
error bound for sparse matrix oper-
ations, 67
error bound vector, 65
mode, 154
rounding error
threshold, 78
row block matrix, see matrix
row block size, see matrix
row checksum vector, see checksum
runtime overhead, 4, 17, 37, 116, 125, 137
scientific computing, 4, 6
computer-based simulation, 6
in-silico experiment, 6
simulation technology, 6
search direction, see Conjugate Gradient
solver
semiconductor technology scaling, 14,
43
Silent Data Corruption, see error
space redundancy, see fault tolerance
sparse matrix, 20, 57, 112
number of non-zero elements, 20
sparse matrix-vector multiplication, see
matrix-vector multiplication
symmetric, see matrix
syndrome, 34
vector, 34, 62
technology scaling, see semiconductor
technology scaling
throughput, 7, 43
transient event, see reliability
Triple Modular Redundancy, see fault
tolerance
truncation-and-random-fill, 105
update vector, 85
vector, 20
block vector, 21
vulnerability, 2, 11
assessment, 28
Watt-per-MIPS, 45
weight, 32, 59
matrix, 59
vector, 32, 59
weighted switching activity, see observ-
ables
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